參數(shù)資料
型號: XC2C384-7FGG324C
廠商: Xilinx Inc
文件頁數(shù): 3/16頁
文件大小: 0K
描述: IC CR-II CPLD 384MCELL 324-FBGA
標(biāo)準(zhǔn)包裝: 60
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.1ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 24
宏單元數(shù): 384
門數(shù): 9000
輸入/輸出數(shù): 240
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 324-BBGA
供應(yīng)商設(shè)備封裝: 324-FBGA(23x23)
包裝: 托盤
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
Product Specification
R
Timing Model
Figure 11 shows the CoolRunner-II CPLD timing model. It
represents one aspect of the overall architecture from a tim-
ing viewpoint. Each little block is a time delay that a signal
incurs if the signal passes through such a resource. Timing
reports are created by tallying the incremental signal delays
as signals progress within the CPLD. Software creates the
timing reports after a design has been mapped onto the
specific part, and knows the specific delay values for a given
speed grade. Equations for the higher level timing values
(i.e., TPD and FSYSTEM) are available. Table 6 summarizes
the individual parameters and provides a brief definition of
their associated functions. Xilinx application note XAPP375
details the CoolRunner-II CPLD family timing with several
examples.
Figure 11: CoolRunner-II CPLD Timing Model
Note: Always refer to the timing report in ISE Software for accurate timing values for paths.
D/T
S/R
TF
TSUI THI
TCOI
TAOI
TECSU
TECHO
TOUT
TSLEW
TEN
XAPP375_03_010303
TOEM
TPDI
TLOGI2
TLOGI1
TIN
THYS
CE
TDIN
THYS
TCT
TGCK
THYS
TGSR
THYS
TGTS
THYS
Table 6: Timing Parameter Definitions
Symbol
Parameter
Buffer Delays
TlN
Input Buffer Delay
TDIN
Direct data register input delay
TGCK
Global clock (GCK) buffer delay
TGSR
Global set/reset (GSR) buffer delay
TGTS
Global output enable (GTS) buffer delay
TOUT
Output buffer delay
TEN
Output buffer enable/disable delay
TSLEW
Output buffer slew rate control delay
P-term Delays
TCT
Control Term delay (single PT or FB-CT)
TLOGI1
Single P-term logic delay
TLOGI2
Multiple P-term logic delay adder
Macrocell Delays
TPDI
Macrocell input to output valid
TSUI
Macro register setup before clock
THI
Macro register hold after clock
TECSU
Macro register enable clock setup time
TECHO
Macro register enable clock hold time
TCOI
Macro register clock to output valid
TAOI
Macro register set/reset to output valid
THYS
Hysteresis selection delay adder
Feedback Delays
TF
Feedback delay
TOEM
Macrocell to Global OE delay
Table 6: Timing Parameter Definitions (Continued)
Symbol
Parameter
相關(guān)PDF資料
PDF描述
TAJT106M016RNJ CAP TANT 10UF 16V 20% 1210
GCC08DCMN CONN EDGECARD 16POS .100" WW
XC2C512-10PQG208I IC CR-II CPLD 512MCRCELL 208PQFP
PQ1L333M2SP IC REG LDO 3.3V .3A SOT-89
TAJT106M010YNJ CAP TANT 10UF 10V 20% 1210
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C384-7FT256C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 350MHZ 0.18UM 1.8V 2 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 384MCELL 256-FBGA
XC2C384-7FTG256C 功能描述:IC CRII CPLD 384MCRCELL 256BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:40 系列:ispMACH® 4000C 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):5.0ns 電壓電源 - 內(nèi)部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數(shù)目:32 宏單元數(shù):512 門數(shù):- 輸入/輸出數(shù):128 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應(yīng)商設(shè)備封裝:176-TQFP(24x24) 包裝:托盤
XC2C384-7PQ208C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 350MHZ 0.18UM 1.8V 2 - Trays 制造商:Xilinx 功能描述:IC CPLD 384MC 7.1NS 208PQFP
XC2C384-7PQG208C 功能描述:IC CR-II CPLD 384MCELL 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤
XC2C384-7TQ144C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 350MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 384MCELL 144-TQFP 制造商:Xilinx 功能描述:IC CPLD 384MC 7.1NS 144TQFP