- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374967 > XC18V04SO20C (Xilinx, Inc.) In-System Programmable Configuration PROMs PDF資料下載
參數(shù)資料
| 型號： | XC18V04SO20C |
| 廠商： | Xilinx, Inc. |
| 英文描述： | In-System Programmable Configuration PROMs |
| 中文描述： | 在系統(tǒng)可編程配置PROM的 |
| 文件頁數(shù)： | 1/21頁 |
| 文件大?。?/td> | 230K |
| 代理商： | XC18V04SO20C |
DS026 (v4.0) June 11, 2003
Product Specification
1-800-255-77781
2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at
http://www.xilinx.com/legal.htm
. All other
trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this fea-
ture, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you
may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any war-
ranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.
Features
In-system programmable 3.3V PROMs for
configuration of Xilinx FPGAs
-
Endurance of 20,000 program/erase cycles
-
Program/erase over full commercial/industrial
voltage and temperature range (–40°C to +85°C)
IEEE Std 1149.1 boundary-scan (JTAG) support
Simple interface to the FPGA
Cascadable for storing longer or multiple bitstreams
Low-power advanced CMOS FLASH process
Dual configuration modes
-
Serial Slow/Fast configuration (up to 33 MHz)
-
Parallel (up to 264 Mb/s at 33 MHz)
5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals
3.3V or 2.5V output capability
Available in PC20, SO20, PC44, and VQ44 packages
Design support using the Xilinx Alliance and
Foundation series software packages.
JTAG command initiation of standard FPGA
configuration
Description
Xilinx introduces the XC18V00 series of in-system program-
mable configuration PROMs (
Figure 1
). Devices in this 3.3V
family include a 4-megabit, a 2-megabit, a 1-megabit, and a
512-kilobit PROM that provide an easy-to-use, cost-effec-
tive method for re-programming and storing Xilinx FPGA
configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA D
IN
pin. New data is available a short access time after each ris-
ing clock edge. The FPGA generates the appropriate num-
ber of clock pulses to complete the configuration. When the
FPGA is in Slave Serial mode, the PROM and the FPGA
are clocked by an external clock.
When the FPGA is in Master-SelectMAP mode, the FPGA
generates a configuration clock that drives the PROM.
When the FPGA is in Slave-Parallel or Slave-SelectMAP
Mode, an external oscillator generates the configuration
clock that drives the PROM and the FPGA. After CE and
OE are enabled, data is available on the PROMs DATA
(D0-D7) pins. New data is available a short access time
after each rising clock edge. The data is clocked into the
FPGA on the following rising edge of the CCLK. A free-run-
ning oscillator can be used in the Slave-Parallel or
Slave-SelecMAP modes.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family or with
the XC17V00 one-time programmable Serial PROM family.
0
XC18V00 Series In-System
Programmable Configuration
PROMs
Product Specification
DS026 (v4.0) June 11, 2003
0
0
R
Figure 1:
XC18V00 Series Block Diagram
Control
and
JTAG
Interface
Memory
Serial
or
Parallel
Interface
D0 DATA
Serial or Parallel Mode
D[1:7]
Parallel Interface
Data
Address
CLK CE
TCK
TMS
TDI
TDO
OE/Reset
CEO
Data
DS026_01_090502
7
CF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC18V04VQ44C | In-System Programmable Configuration PROMs |
| XC18V512PC20C | In-System Programmable Configuration PROMs |
| XC18V512SO20C | In-System Programmable Configuration PROMs |
| XC18V512VQ44C | In-System Programmable Configuration PROMs |
| XC18V01SO20 | In-System Programmable Configuration PROMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC18V04VQ44 | 制造商:XILINX 制造商全稱:XILINX 功能描述:In-System Programmable Configuration PROMs |
| XC18V04VQ44C | 功能描述:IC PROM SRL FOR 4M GATE 44-VQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC18V04VQ44C0719 | 制造商:Xilinx 功能描述: |
| XC18V04VQ44C0904 | 制造商:Xilinx 功能描述: |
| XC18V04VQ44C0936 | 制造商:Xilinx 功能描述:XLXXC18V04VQ44C0936 IC SYSTEM GATE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。