參數(shù)資料
型號： X9C104SI
英文描述： 300GB 3.5 ATA100 7200 RPM DESKTOP HARD DRIVE
中文描述： E2POT⑩非易失數(shù)字電位器
文件頁數(shù)： 2/15頁
文件大?。?/td> 83K
代理商： X9C104SI
X9C102/103/104/503
2
PIN DESCRIPTIONS
V
H
and V
L
The high (V
H
) and low (V
L
) terminals of the X9C102/103/
104/503 are equivalent to the fixed terminals of a
mechanical potentiometer. The minimum voltage is –5V
and the maximum is +5V. It should be noted that the
terminology of V
L
and V
H
references the relative position
of the terminal in relation to wiper movement direction
selected by the U/
D
input and not the voltage potential on
the terminal.
V
W
V
W
is the wiper terminal, equivalent to the movable
terminal of a mechanical potentiometer. The position
of the wiper within the array is determined by the
control inputs. The wiper terminal series resistance is
typically 40
.
Up/Down (U/
D
)
The U/
D
input controls the direction of the wiper
movement and whether the counter is incremented or
decremented.
Increment (
INC
)
The
INC
input is negative-edge triggered. Toggling
INC
will move the wiper and either increment or decrement
the counter in the direction indicated by the logic level on
the U/
D
input.
Chip Select (
CS
)
The device is selected when the
CS
input is LOW. The
current counter value is stored in nonvolatile memory
when
CS
is returned HIGH while the
INC
input is also
HIGH. After the store operation is complete the X9C102/
103/104/503 will be placed in the low power standby
mode until the device is selected once again.
PIN CONFIGURATION
PIN NAMES
Symbol
Description
V
H
V
W
V
L
V
SS
V
CC
U/
D
INC
CS
NC
High Terminal
Wiper Terminal
Low Terminal
Ground
Supply Voltage
Up/Down Input
Increment Input
Chip Select Input
No Connect
3863 PGM T01
VCC
CS
VL
VW
3863 FHD F02.2
INC
U/D
VH
VSS
1
2
3
4
8
7
6
5
X9C102/
103/104/503
DIP/SOIC
相關(guān)PDF資料
PDF描述
X9C104SM E2POT⑩ Nonvolatile Digital Potentiometer
X9C503P E2POT⑩ Nonvolatile Digital Potentiometer
XA-C3 XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
XA-G39 XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
XA-G49 XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9C104SIT1 功能描述:IC XDCP 100-TAP 100K EE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標準值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
X9C104SIT2 功能描述:IC XDCP 100-TAP 100K EE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標準值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
X9C104SIZ 功能描述:數(shù)字電位計 IC 100K EEPOTTM POT CMOS 8LD IND RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
X9C104SI-Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Pot (XDCP)
X9C104SIZT1 功能描述:IC POT DGTL CTRL 100KOHM 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*