than ±V<" />
參數(shù)資料
型號(hào): X9C102SZT1
廠商: Intersil
文件頁(yè)數(shù): 6/10頁(yè)
文件大?。?/td> 0K
描述: IC XDCP 100-TAP 1K EE 8-SOIC
產(chǎn)品培訓(xùn)模塊: Digitally Controlled Potentiometers
標(biāo)準(zhǔn)包裝: 2,500
系列: XDCP™
接片: 100
電阻(歐姆): 1k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 ±600 ppm/°C
存儲(chǔ)器類(lèi)型: 非易失
接口: 3 線串行(芯片選擇,遞增,增/減)
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 帶卷 (TR)
5
FN8222.3
July 20, 2009
Power-up and Down Requirements
At all times, voltages on the potentiometer pins must be less
than ±VCC. The recall of the wiper position from non-volatile
memory is not in effect until the VCC supply reaches its final
value. The VCC ramp rate specification is always in effect.
AC OPERATION CHARACTERISTICS
tCl
CS to INC Setup
100
ns
tlD
INC HIGH to U/D Change
100
ns
tDI
U/D to INC Setup
2.9
s
tlL
INC LOW Period
1
s
tlH
INC HIGH Period
1
s
tlC
INC Inactive to CS Inactive
1
s
tCPH
CS Deselect Time (STORE)
20
ms
tCPH
CS Deselect Time (NO STORE)
100
ns
tIW (5)
INC to VW/RW Change
100
s
tCYC
INC Cycle Time
2
s
tCYC
INC Input Rise and Fall Time
500
s
tR, tF
Power-up to Wiper Stable (Note 7)
500
s
tPU
VCC Power-up Rate (Note 7)
0.2
50
V/ms
NOTES:
3. Absolute linearity is utilized to determine actual wiper voltage vs expected voltage = [VW(n)(actual) - VW(n)(expected )] = ±1 MI Maximum.
4. Relative linearity is a measure of the error in step size between taps = VW(n + 1) - [VW(n) + MI] = +0.2 MI.
5. 1 MI = Minimum Increment = RTOT/99.
6. Typical values are for TA = +25°C and nominal supply voltage.
7. This parameter is not 100% tested.
Electrical Specifications
Over recommended operating conditions unless otherwise stated. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
MIN
TYP
(Note 6)
MAX
Test Circuit #1
TEST POINT
Vw/RW
VR/RH
VL/RL
VS
Test Circuit #2
FORCE
VL/RL
VW/Rw
VH/RH
TEST POINT
CURRENT
Circuit #3 SPICE Macro Model
CW
RTOTAL
RL
RH
CL
RW
10pF
CL
10pF
25pF
Endurance and Data Retention
PARAMETER
MIN
UNIT
Medium Endurance
100,000
Data changes per bit
per register
Data Retention
100
years
AC Conditions of Test
Input Pulse Levels
0V to 3V
Input Rise and Fall Times
10ns
Input Reference Levels
1.5V
X9C102, X9C103, X9C104, X9C503
相關(guān)PDF資料
PDF描述
VI-B6V-MY-F3 CONVERTER MOD DC/DC 5.8V 50W
X9317ZS8ZT1 IC XDCP SGL 100TAP 1K 8-SOIC
VI-B6V-MY-F2 CONVERTER MOD DC/DC 5.8V 50W
X9317WS8ZT1 IC XDCP SGL 100TAP 10K 8-SOIC
DS1013M-100+ IC DELAY LINE 100NS 8-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9C102W 制造商:Intersil Corporation 功能描述:CMOS XDCP, 1K OHM, 100 TAPS, DIE/WAFER - Gel-pak, waffle pack, wafer, diced wafer on film
X9C103 制造商:XICOR 制造商全稱(chēng):Xicor Inc. 功能描述:E2POT⑩ Nonvolatile Digital Potentiometer
X9C1035 制造商:Intersil Corporation 功能描述:
X9C103DI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital Potentiometer
X9C103P 功能描述:IC DIGITAL POT 10K 100TP 8DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)