參數(shù)資料
型號(hào)： X98024L128-3.3
廠商： INTERSIL CORP
元件分類(lèi)： 消費(fèi)家電
英文描述： 240MHz Triple Video Digitizer with Digital PLL
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP128
封裝： 14 X 20 MM, MS-022, MQFP-128
文件頁(yè)數(shù)： 18/29頁(yè)
文件大?。?/td> 295K
代理商： X98024L128-3.3
18
FN8220.0
June 6, 2005
SYNC Processing
The X98024 can process sync signals from 3 different
sources: discrete HSYNC and VSYNC, composite sync on
the HSYNC input, or composite sync from a Sync-On-Green
(SOG) signal embedded on the Green video input. The
X98024 has SYNC activity detect functions to help the
firmware determine which sync source is available.
PGA
The X98024’s Programmable Gain Amplifier (PGA) has a
nominal gain range from 0.5V/V (-6dB) to 2.0V/V (+6dB).
The transfer function is:
where GainCode is the value in the Gain register for that
particular color. Note that for a gain of 1 V/V for GainCode
should be 85 (0x55). This is a different center value than the
128 (0x80) value used by some other AFEs, so the firmware
should take this into account when adjusting gains.
The PGAs are updated by the internal clamp signal once per
line. In normal operation this means that there is a maximum
delay of one HSYNC period between a write to a Gain
register for a particular color and the corresponding change
in that channel’s actual PGA gain. If there is no regular
HSYNC/SOG source, or if the external clamp option is
enabled (register 0x13[5:4]) but there is no external clamp
signal being generated, it may take up to 100ms for a write
to the Gain register to update the PGA. This is not an issue
in normal operation with RGB and YUV signals.
Bandwidth and Peaking Control
Register 0x0D[3:1] controls a low pass filter allowing the
input bandwidth to be adjusted with three bit resolution
between its default value (0x0E = 780MHz) and its minimum
bandwidth (0x00, for 100MHz). Typically the higher the
resolution, the higher the desired input bandwidth. To
minimize noise, video signals should be digitized with the
minimum bandwidth setting that passes sharp edges.
0:
VGA1
0x05[0]
1:
VGA2
HSYNC
IN
1
HSYNC1
SLICER
0x03[2:0]
VSYNC
IN
1
SOG
IN
1
HSYNC2
SLICER
0x03[6:4]
HSYNC
IN
VSYNC
IN
ACTIVITY 0x01[6:0]
&
POLARITY 0x02[5:0]
DETECT
HSYNC
IN
2
VSYNC
IN
2
SOG
IN
2
SYNC
SPLITTER
PLL
0x0E through 0x13
HSYNC
OUT
VSYNC
OUT
COAST
GENERATION
0x11, 0x12, 0x13[2]
XTAL
IN
XTAL
OUT
0: ÷1
0x13
[6]
1: ÷2
÷2
XTALCLOCK
OUT
Output
Formatter
0x18,
0x19,
0x1A
Pixel Data
from AFE
24
R
P
[7:0]
R
S
[7:0]
G
P
[7:0]
G
S
[7:0]
B
P
[7:0]
B
S
[7:0]
DATACLK
DATACLK
HS
OUT
VS
OUT
SOG
IN
SOG
SLICER
0x1C
SOG
SLICER
0x1C
00, 10,
11:
HSYNC
IN
0x05[4:3]
01:
SOG
IN
1:
SYNC
SPLTR
0x05[3]
0:
VSYNC
IN
CLOCKINV
IN
HS
PIXCLK
CSYNC
SOURCE
SYNC
TYPE
VSYNC
FIGURE 8. SYNC FLOW
Gain
V
V
---
0.5
170
GainCode
+
=
X98024
相關(guān)PDF資料
PDF描述
X98024L128-3.3-Z 240MHz Triple Video Digitizer with Digital PLL
XC145481 3 V PCM Codec-Filter
XC145481DW 3 V PCM Codec-Filter
XC145481P 3 V PCM Codec-Filter
XC145481SD 3 V PCM Codec-Filter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X98027 制造商:XICOR 制造商全稱(chēng):Xicor Inc. 功能描述:PRELIMINARY INFORMATION
X98027_06 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:275MHz Triple Video Digitizer with Digital PLL
X98027L128-3.3 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:275MHz Triple Video Digitizer with Digital PLL
X98027L128-3.3-Z 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類(lèi)型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類(lèi)型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-WQFN（4x4）裸露焊盤(pán) 包裝:帶卷 (TR) 其它名稱(chēng):296-32523-2TPS65198RUYT-ND
X-98-499 制造商:Brady Corporation 功能描述:Labels External Width:1"
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*