- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376449 > X96010V14IZ (INTERSIL CORP) Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:19 x 36; Jacket Color:Purple; Approval Bodies:UL; Approval Categories:UL AWM Style 1180; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/5 Type EE RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | X96010V14IZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:19 x 36; Jacket Color:Purple; Approval Bodies:UL; Approval Categories:UL AWM Style 1180; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/5 Type EE RoHS Compliant: Yes |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO14 |
| 封裝： | LEAD FREE, TSSOP-14 |
| 文件頁數(shù)： | 23/26頁 |
| 文件大?。?/td> | 372K |
| 代理商： | X96010V14IZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁
23
FN8214.1
October 25, 2005
Page Write Operation
The 144-byte memory array is physically realized as
one contiguous array, organized as 9 pages of 16
bytes each. “Page Write” operations can be performed
to any of the LUT pages. In order to perform a Page
Write operation the Write Enable Latch (WEL) bit in
Control register 6 must first be set (See “WEL: Write
Enable Latch (Volatile)” on page 13.)
A Page Write operation is initiated in the same manner
as the byte write operation; but instead of terminating
the write cycle after the first data byte is transferred,
the master can transmit up to 16 bytes (See Figure
18). After the receipt of each byte, the X96010
responds with an ACK, and the internal byte address
counter is incremented by one. The page address
remains constant. When the counter reaches the end
of the page, it “rolls over” and goes back to the first
byte of the same page.
For example, if the master writes 12 bytes to a 16-byte
page starting at location 11 (decimal), the first 5 bytes
are written to locations 11 through 15, while the last 7
bytes are written to locations 0 through 6 within that
page. Afterwards, the address counter would point to
location 7. If the master supplies more than 16 bytes of
data, then new data overwrites the previous data, one
byte at a time (See Figure 19).
The master terminates the loading of Data Bytes by
issuing a STOP condition, which initiates the nonvola-
tile write cycle. As with the Byte Write operation, all
inputs are disabled until completion of the internal
write cycle.
A Page Write operation cannot be performed on the
page at locations 80h through 8Fh. Next section
describes the special cases within that page.
A Page Write operation starting with byte address
FFh, accesses the page between locations 100h and
10Fh. The first data byte of such operation is written to
location 100h.
Writing to Control Registers
The bytes at location 80h, 85h and 86h are written
using Byte Write operations. They cannot be written
using a Page Write operation.
Control bytes 1 through 4, at locations 81h through 84h
respectively, are written during a single operation (See
Figure 20). The sequence must be: a START, followed
by a Slave Address byte, with the R/W bit equal to “0”,
followed by 81h as the Address Byte, and then followed
by exactly four Data Bytes, and a STOP condition. The
first data byte is written to location 81h, the second to
82h, the third to 83h, and the last one to 84h.
S
t
a
r
t
S
t
o
p
Slave
Address
Address
Byte
Data
Byte
A
C
K
Signals from
the Master
Signals from
the Slave
A
C
K
1
0
1
0
0
A
C
K
Write
Signal at SDA
Figure 17. Byte Write Sequence
2 < n < 16
Signals from
the Master
Signals from
the Slave
Signal at SDA
S
t
a
r
t
Slave
Address
Address
Byte
A
C
K
A
C
K
1
0
1
0
0
Data Byte (1)
S
t
o
p
A
C
K
A
C
K
Data Byte (n)
Write
Figure 18. Page Write Operation
X96010
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X96011 | Temperature Sensor with Look Up Table Memory and DAC(溫度傳感器，帶雙查找表存儲(chǔ)器及DAC) |
| X96011V14I | Temperature Sensor with Look Up Table Memory and DAC |
| X96011V14IZ | Temperature Sensor with Look Up Table Memory and DAC |
| X96012V14I | Universal Sensor Conditioner with Dual Look Up Table Memory and DACs |
| X96012 | Universal Sensor Conditioner with Dual Look-up Table Memory and DACs(通用傳感器調(diào)節(jié)器，帶雙查找表存儲(chǔ)器及DACs) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X96011 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Temperature Sensor with Look-Up Table Memory and DAC |
| X96011_08 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Temperature Sensor with Look-Up Table Memory and DAC |
| X96011V14I | 功能描述:CONDITIONER SGNL W/TABLE MEM&DAC RoHS:否 類別:集成電路 (IC) >> PMIC - 熱管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:溫度監(jiān)控系統(tǒng)（傳感器） 傳感器類型:內(nèi)部和外部 感應(yīng)溫度:-40°C ~ 125°C，外部傳感器 精確度:±2.5°C 本地（最大值），±5°C 遠(yuǎn)程（最大值） 拓?fù)?ADC，比較器，寄存器庫 輸出類型:2 線 SMBus? 輸出警報(bào):無 輸出風(fēng)扇:無 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:Digi-Reel® 其它名稱:296-22675-6 |
| X96011V14IZ | 功能描述:IC SENSOR TEMP BIAS SGL 14-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:溫度監(jiān)控系統(tǒng)（傳感器） 傳感器類型:內(nèi)部和外部 感應(yīng)溫度:-40°C ~ 125°C，外部傳感器 精確度:±2.5°C 本地（最大值），±5°C 遠(yuǎn)程（最大值） 拓?fù)?ADC，比較器，寄存器庫 輸出類型:2 線 SMBus? 輸出警報(bào):無 輸出風(fēng)扇:無 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:Digi-Reel® 其它名稱:296-22675-6 |
| X96012 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Universal Sensor Conditioner with Dual Look-up Table Memory and DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。