- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1973 > X95840WV20I-2.7T1 (Intersil)IC XDCP QUAD 256TAP 10K 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | X95840WV20I-2.7T1 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP QUAD 256TAP 10K 20-TSSOP |
| 標準包裝： | 2,500 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標準值 ±45 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
11
FN8213.2
July 5, 2006
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
X95840 responds with an ACK. At this time, if the Data Byte
is to be written only to volatile registers, then the device
enters its standby state. If the Data Byte is to be written also
to non-volatile memory, the X95840 begins its internal write
cycle to non-volatile memory. During the internal non-volatile
write cycle, the device ignores transitions at the SDA and
SCL pins, and the SDA output is at a high impedance state.
When the internal non-volatile write cycle is completed, the
X95840 enters its standby state (See Figure 17).
The byte at address 00001000 bin (8 decimal) determines if
the Data Byte is to be written to volatile and/or non-volatile
memory. See “Memory Description” on page 9.
Data Protection
The WP pin has to be at logic HIGH to perform any Write
operation to the device. When the WP is active (LOW) the
device ignores Data Bytes of a Write Operation, does not
respond to the Data Bytes with an ACK, and instead, goes to
its standby state waiting for a new START condition.
A STOP condition also acts as a protection of non-volatile
memory. A valid Identification Byte, Address Byte, and total
number of SCL pulses act as a protection of both volatile
and non-volatile registers. During a Write sequence, the
Data Byte is loaded into an internal shift register as it is
received. If the Address Byte is 0, 1, 2, 3, or 8 decimal, the
Data Byte is transferred to the appropriate Wiper Register
(WR) or to the Access Control Register, at the falling edge of
the SCL pulse that loads the last bit (LSB) of the Data Byte.
If the Address Byte is between 0 and 6 (inclusive), and the
Access Control Register is all zeros (default), then the STOP
condition initiates the internal write cycle to non-volatile
memory.
Read Operation
A Read operation consist of a three byte instruction followed
by one or more Data Bytes (See Figure 18). The master
initiates the operation issuing the following sequence: a
START, the Identification byte with the R/W bit set to “0”, an
Address Byte, a second START, and a second Identification
byte with the R/W bit set to “1”. After each of the three bytes,
the X95840 responds with an ACK. Then the X95840
transmits Data Bytes as long as the master responds with an
ACK during the SCL cycle following the eight bit of each
byte. The master terminates the read operation (issuing a
SDA Output from
Transmitter
SDA Output from
Receiver
8
1
9
START
ACK
SCL from Master
High Impedance
FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER
S
t
a
r
t
S
t
o
p
Identification
Byte
Address
Byte
Data
Byte
A
C
K
Signals from the
Master
Signals from the
X95840
A
C
K
1
0
1
00
A
C
K
Write
Signal at SDA
00 0 0
A2A1A0
FIGURE 17. BYTE WRITE SEQUENCE
X95840
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X96010V14IZ | IC SENSOR CONDITIONER 14-TSSOP |
| X96012V14IZT1 | IC BIAS CTRLR UNIV SNSR 14-TSSOP |
| X9C303V8T2 | IC XDCP 100-TAP 32K EE 8-TSSOP |
| X9C503ST2 | IC XDCP 100-TAP 50K EE 8-SOIC |
| XA2C128-8CPG132Q | IC CPLD 128MC 100 I/O 132CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X95840WV20IZ-2.7 | 功能描述:IC XDCP QUAD 256TAP 10K 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X95840WV20IZ-2.7T1 | 功能描述:IC POT DGTL QUAD 10K OHM 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| X95RP-2 | 功能描述:消費電池與相機電池 D 18900mAh 2 PK Titanium Alkaline RoHS:否 制造商:FDK Batteries 電池大小:CR1/3N 輸出電壓:3 V 容量:160 mAh 化學性質(zhì):Lithium 端接類型:Pressure Contacts 可再充電/不可再充電:Non-Rechargeable |
| X95RP-4 | 功能描述:消費電池與相機電池 NOT AVAILABLE THROUGH MOUSER RoHS:否 制造商:FDK Batteries 電池大小:CR1/3N 輸出電壓:3 V 容量:160 mAh 化學性質(zhì):Lithium 端接類型:Pressure Contacts 可再充電/不可再充電:Non-Rechargeable |
| X96010 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Sensor Conditioner with Dual Look Up Table Memory and DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。