參數(shù)資料
型號(hào): X9430WV24-2.7
廠商: INTERSIL CORP
元件分類: 數(shù)字電位計(jì)
英文描述: Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
中文描述: DUAL 10K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PDSO24
封裝: PLASTIC, TSSOP-24
文件頁(yè)數(shù): 2/21頁(yè)
文件大?。?/td> 881K
代理商: X9430WV24-2.7
X9430 – Preliminary Information
Characteristics subject to change without notice.
2 of 21
REV 1.0 6/20/00
www.xicor.com
PIN DESCRIPTIONS
Host Interface Pins
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked
out by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses and data to be written to the device are
input on this pin. Data is latched by the rising edge of
the serial clock.
Serial Clock (SCK)
The SCK input is used to clock data into and out of the
X9430.
Chip Select (CS)
When CS is HIGH, the X9430 is deselected and the
SO pin is at high impedance, and (unless an internal
write cycle is underway) the device will be in the
standby state. CS LOW enables the X9430, placing it
in the active power mode. It should be noted that after
a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
Hardware Write Protect Input WP
The WP pin when low prevents nonvolatile writes to
the wiper counter register.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause
the serial communication with the controller without
resetting the serial sequence. To pause, HOLD must
be brought LOW while SCK is LOW. To resume com-
munication, HOLD is brought HIGH, again while SCK
is LOW. If the pause feature is not used, HOLD should
be held HIGH at all times.
Device Address (A
0
–A
1
)
The address inputs are used to set the least significant
2 bits of the 8-bit slave address. A match in the slave
address serial data stream must be made with the
address input in order to initiate communication with
the X9430. A maximum of 4 devices may occupy the
SPI serial bus.
Potentiometer Pins
1
R
H
(R
H0
–R
H1
), R
L
(R
L0
–R
L1
)
The R
H
and R
L
inputs are equivalent to the terminal
connections on either end of a mechanical potentiom-
eter.
R
W
(R
W0
–R
W1
)
The wiper output is equivalent to the wiper output of a
mechanical potentiometer.
Amplifier and Device Pins
Amplifier Input Voltage V
NI
(0,1) and V
INV
(0,1)
V
NI
and V
INV
are inputs to the noninverting (+) and
inverting (-) inputs of the operational amplifiers.
Amplifier Output Voltage V
OUT
(0,1)
V
OUT
is the voltage output pin of the operational ampli-
fier.
Analog Supplies V+, V-
The Analog Supplies V+, V- are the supply voltages for
the XDCP analog section and the operational amplifi-
ers.
System Supply V
CC
and Ground V
SS
The system supply V
CC
and its reference V
SS
is used
to bias the interface and control circuits.
1.
Alternate designations for R
H
, R
L
, R
W
are V
H
, V
L
, V
W
相關(guān)PDF資料
PDF描述
X9430WV24I Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
X9430 Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
X9430WS24I-2.7 Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
X9430WS24 Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
X9430WS24-2.7 Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9430WV24I 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally Controlled Potentiometer (XDCP⑩) with Operational Amplifier
X9430WV24I-2.7 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally Controlled Potentiometer (XDCP⑩) with Operational Amplifier
X9430WV24M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
X9430WV24M2.7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
X9438 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally Controlled Potentiometer (XDCP) with Operational Amplifier