參數(shù)資料
型號: X9268TT24-2.7
廠商: Intersil Corporation
英文描述: Dual Supply/Low Power/256-Tap/2-Wire Bus
中文描述: 雙電源/低Power/256-Tap/2-Wire巴士
文件頁數(shù): 7/24頁
文件大小: 368K
代理商: X9268TT24-2.7
7
FN8172.1
June 21, 2005
Acknowledge Polling
The disabling of the inputs, during the internal
nonvolatile write operation, can be used to take
advantage of the typical 5ms nonvolatile write cycle
time. Once the stop condition is issued to indicate the
end of the nonvolatile write command the X9268
initiates the internal write cycle. ACK polling, Flow 1,
can be initiated immediately. This involves issuing the
start condition followed by the device slave address. If
the X9268 is still busy with the write operation no ACK
will be returned. If the X9268 has completed the write
operation an ACK will be returned and the master can
then proceed with the next operation.
FLOW 1: ACK Polling Sequence
INSTRUCTION AND REGISTER DESCRIPTION
Instructions
D
EVICE
A
DDRESSING
: I
DENTIFICATION
B
YTE
(ID
AND
A)
The first byte sent to the X9268 from the host is called
the Identification Byte. The most significant four bits of
the slave address are a device type identifier. The
ID[3:0] bits is the device id for the X9268; this is fixed
as 0101[B] (refer to Table 1).
The A[3:0] bits in the ID byte is the internal slave
address. The physical device address is defined by
the state of the A3 - A0 input pins. The slave address
is externally specified by the user. The X9268
compares the serial data stream with the address
input state; a successful compare of both address
bits is required for the X9268 to successfully continue
the command sequence. Only the device which slave
address matches the incoming device address sent
by the master executes the instruction. The A3 - A0
inputs can be actively driven by CMOS input signals
or tied to V
CC
or V
SS
.
I
NSTRUCTION
B
YTE
(I)
The next byte sent to the X9268 contains the
instruction and register pointer information. The three
most significant bits are used provide the instruction
opcode I [3:0]. The RB and RA bits point to one of the
four Data Registers of each associated XDCP. The
least significant bit points to one of two Wiper Counter
Registers or Pots. The format is shown in Table 2.
Register Selection
Nonvolatile Write
Command Completed
EnterACK Polling
Issue
START
Issue Slave
Address
ACK
Returned
Further
Operation
Issue
Instruction
Issue STOP
No
Yes
Yes
Proceed
Issue STOP
No
Proceed
Register Selected
DR0
DR1
DR2
DR3
RB
0
0
1
1
RA
0
1
0
1
X9268
相關(guān)PDF資料
PDF描述
X9268TT24I Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268TT24I-2.7 Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268US24 Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268US24-2.7 Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268US24I Dual Supply/Low Power/256-Tap/2-Wire Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9268TT24I 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268TT24I-2.7 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus
X9268TV24I-2.7 功能描述:IC XDCP DUAL 256TAP 100K 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
X9268US24 功能描述:IC DCP DUAL 50K 256TP 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
X9268US24-2.7 功能描述:IC XDCP DUAL 256TAP 50K 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)