- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9210 > X9268TS24ZT1 (Intersil)IC XDCP DUAL 256TAP 100K 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | X9268TS24ZT1 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 2/22頁 |
| 文件大小： | 0K |
| 描述： | IC XDCP DUAL 256TAP 100K 24-SOIC |
| 標準包裝： | 1,000 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設備位址） |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC |
| 包裝： | 帶卷 (TR) |
10
FN8172.4
August 29, 2006
DEVICE DESCRIPTION
Wiper Counter Register (WCR)
The X9268 contains two Wiper Counter Registers, one
for each DCP potentiometer. The Wiper Counter
Register can be envisioned as a 8-bit parallel and
serial load counter with its outputs decoded to select
one of 256 switches along its resistor array. The
contents of the WCR can be altered in four ways: it
may be written directly by the host via the Write Wiper
Counter Register instruction (serial load); it may be
written indirectly by transferring the contents of one of
four associated data registers via the XFR Data
Register instruction (parallel load); it can be modified
one step at a time by the Increment/Decrement
instruction (See Instruction section for more details).
Finally, it is loaded with the contents of its Data
Register zero (DR0) upon power-up.
The Wiper Counter Register is a volatile register; that
is, its contents are lost when the X9268 is powered-
down. Although the register is automatically loaded
with the value in DR0 upon power-up, this may be
different from the value present at power-down.
Power-up guidelines are recommended to ensure
proper loadings of the DR0 value into the WCR (See
Design Considerations Section).
Data Registers (DR)
Each potentiometer has four 8-bit nonvolatile Data
Registers. These can be read or written directly by the
host. Data can also be transferred between any of the
four Data Registers and the associated Wiper Counter
Register. All operations changing data in one of the
data registers is a nonvolatile operation and will take a
maximum of 10ms.
If the application does not require storage of multiple
settings for the potentiometer, the Data Registers can
be used as regular memory locations for system
parameters or user preference data.
Bit [7:0] are used to store one of the 256 wiper
positions (0~255).
Table 4. Wiper counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).
Table 5. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV).
WCR7
WCR6
WCR5
WCR4
WCR3
WCR2
WCR1
WCR0
V
VVVVVVV
(MSB)
(LSB)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NV
MSB
LSB
X9268
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B1B-IU-B1 | CONVERTER MOD DC/DC 95V 200W |
| X9317ZM8IZ-2.7 | IC XDCP SGL 100TAP 1K 8-MSOP |
| M83723/83W2255N | CONN RCPT 55POS WALL MT W/PINS |
| X9409WS24IZT1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| M83723/83R2255N | CONN RCPT 55POS WALL MT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X9268TT24 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus |
| X9268TT24-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus |
| X9268TT24I | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus |
| X9268TT24I-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Supply/Low Power/256-Tap/2-Wire Bus |
| X9268TV24I-2.7 | 功能描述:IC XDCP DUAL 256TAP 100K 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。