參數資料
型號: X9252TV24I-2.7
元件分類: 數字電位計
英文描述: Quad Digitally-Controlled (XDCP) potentiometer
中文描述: 四數字控制(數字電位器)電位
文件頁數: 17/21頁
文件大?。?/td> 126K
代理商: X9252TV24I-2.7
17 of 21
REV 1.4.1 7/29/03
www.xicor.com
X9252
Page Write Operation
As stated previously, the memory is organized as a
single Status Register (SR), and four pages of four
registers each. Each page contains one Data Register
for each DCP. The order of the bytes within a page is
DR0i, followed by DR1i, followed by DR2i, and then
DR3i, with i being the Data Register number (0, 1, 2, or
3). Normally a page write operation will be used to
efficiently update all four data registers and WCR in a
single write command, starting at DCP0 and finishing
with DCP3.
In order to perform a Page Write operation to the mem-
ory array, the NVEnable bit in the SR must first be set
to “1”.
A Page Write operation is initiated in the same manner
as the byte write operation; but instead of terminating
the write cycle after the first data byte is transferred,
the master can transmit up to 4 bytes (See Figure 7).
After the receipt of each byte, the X9252 responds with
an ACK, and the internal DCP address counter is
incremented by one. The page address remains
constant. When the counter reaches the end of the
page (DR3i, 03hex), it “rolls over” and goes back to the
first byte of the same page (DR0i, 00hex).
For example, if the master writes 3 bytes to a page
starting at location DR22, the first 2 bytes are written to
locations DR22 and DR32, while the last byte is written
to locations DR02. Afterwards, the DCP counter would
point to location DR12. If the master supplies more
than 4 bytes of data, then new data overwrites the
previous data, one byte at a time.
The master terminates the loading of Data Bytes by
issuing a STOP condition, which initiates the
nonvolatile write cycle. As with the Byte Write
operation, all inputs are disabled until completion of the
internal write cycle. If the WP pin is high, the
nonvolatile write cycle doesn’t start and the bytes are
discarded.
Notice that the Data Bytes are also written to the WCR
of the corresponding DCPs, therefore in the above
example, WCR2, WCR3, and WCR0 are also written.
Figure 7. Page Write Operation
2 < n < 4
Signals from
the Master
Signals from
the Slave
Signal at SDA
S
t
a
r
t
Slave
Address
Address
Byte
A
C
K
A
C
K
0
0
0
1
1
Data Byte (1)
S
t
o
p
A
C
K
A
C
K
Data Byte (n)
Write
相關PDF資料
PDF描述
X9252UV24-2.7 Quad Digitally-Controlled (XDCP) potentiometer
X9252TV24-2.7 Quad Digitally-Controlled (XDCP) potentiometer
X9252 Quad Digitally-Controlled (XDCP) potentiometer
X9252WV24-2.7 Quad Digitally-Controlled (XDCP) potentiometer
X9252TS24I-2.7 Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
相關代理商/技術參數
參數描述
X9252TV24IZ-2.7 功能描述:IC POT DGTL QUAD 100KOHM 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252US24I-2.7 功能描述:IC XDCP QUAD 256TAP 50K 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252US24IZ-2.7 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 256POS 50KOHM QUAD 24SOIC W - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:
X9252UV24-2.7 功能描述:IC DCP QUAD 250K 256TAP 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252UV24I-2.7 功能描述:IC DCP QUAD 50K 256TAP 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)