參數(shù)資料
型號(hào): X80204
廠商: Intersil Corporation
英文描述: Power Supply Swquencer with Power-up System Mnitoring
中文描述: 電源Swquencer與上電系統(tǒng)Mnitoring,
文件頁(yè)數(shù): 2/16頁(yè)
文件大小: 332K
代理商: X80204
2
FN8154.0
Functional Diagram
GATEH_EN
GATE_L
SCL
VDDH
VFB
DNC
GATE_M
GATE_H
18
17
16
15
14
11
13
10
9
4
5
6
7
8
+
CORE-UP-FIRST
CORE-DOWN-LAST
UVLO
H
UVLO
M
UVLO
L
OSC
S
D
L
CHARGE
PUMP_M
CHARGE
PUMP_H
CHARGE
PUMP_L
GND
A1
A2
NC
SDA
STATUS REGISTER
REMOTE SHUTDOWN REGISTER
2-WIRE
INTERFACE
READY
VDDM
VDDL
SETV
REF
A0
19
20
1
2
3
ENS
12
Pin Descriptions
PIN
NAME
1
SETV
Set Voltage. This pin is used for voltage based power sequencing of supplies VDDM and VDDL.
If unused connect to ground.
2
REF
Reference voltage. This pin is used for voltage based sequencing. The voltage on this pin is compared to the voltage on the
VFB pin and provides the threshold for turn on of the GATE_M output. Either a voltage source or external resistor divider can
be used to provide the reference. If time based sequencing is used this pin should be tied to VDDH.
3
A0
Slave address pin assignment. It has an Internal pull down resistor. (>10M
typical)
4
GND
Voltage Ground.
5
A1
Slave address pin assignment. It has an Internal pull down resistor. (>10M
typical)
6
A2
Slave Address pin assignment. It has an Internal pull down resistor. (>10M
typical)
7
NC
No internal connections.
8
SDA
Serial bus data input/output pin.
9
SCL
Serial bus clock input pin.
10
READY
READY Output Pin: This open-drain output pin goes LOW while VDDH is below UVLO
H
and remains LOW for t
PURST
after
VDDH goes above UVLO
H
. READY goes HIGH after t
PURST
.
11
GATEH_EN GATE_H Enable. When this pin is HIGH and VDDH > UVLO
H
the charge pump of the GATE_H pin turns on and the output
drives HIGH. When this pin is LOW, the charge pump is disabled and the GATE_H output is LOW. An external RC time delay
can be connected between the enable signal and this pin to delay the GATE_H turn on.
12
ENS
Enable Sequence. This pin is used for time-based power sequencing of supplies VDDM and VDDL. If unused, connect to ground.
13
GATE_L
GATE_L Output: This output is connected to the gate of an (external) Power Switch “L”. The GATE_L pin is driven HIGH when
charge pump L is enabled and pulled LOW when the charge pump is disabled.
14
GATE_H
GATE_H Output: This output is connected to the gate of a (external) Power Switch “H”. The GATE_H pin driven HIGH when
charge pump H is enabled and pulled LOW when the charge pump is disabled.
15
GATE_M
GATE_M Output: This output is connected to the gate of a (external) Power Switch “M”. The GATE_M pin driven HIGH when
charge pump M is enabled and pulled LOW when the charge pump is disabled.
16
DNC
Do not connect (must be left floating).
17
VFB
Voltage Feedback Pin. This input pin is used with voltage based power sequencing to monitor the level of a previously turned-
on supply. If unused, connect to ground.
18
VDDH
Primary supply voltage (typically 5V).
19
VDDM
Monitored Supply Voltage “M” input.
20
VDDL
Monitored Supply Voltage “L” input.
X80200, X80201, X80202, X80203, X80204
相關(guān)PDF資料
PDF描述
X80201V20I Power Supply Swquencer with Power-up System Mnitoring
X9015WS8T1 Single Digitally Controlled Potentiometer
X9015WS8ZT1 Single Digitally Controlled Potentiometer
X9111TV14IZ Single Digitally-Controlled (XDCP⑩) Potentiometer
X9111TV14IZ-2.7 Single Digitally-Controlled (XDCP⑩) Potentiometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X80204V20I 功能描述:IC PWR SUPPLY SEQUENCER 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
X8037QC 制造商:ABRACON 制造商全稱:Abracon Corporation 功能描述:38-640MHz Low Phase Noise XO
X8037QCL 制造商:ABRACON 制造商全稱:Abracon Corporation 功能描述:38-640MHz Low Phase Noise XO
X80386DX WAF 制造商:Intel 功能描述:
X80386EX WAF 制造商:Intel 功能描述: