參數(shù)資料
型號(hào): X5329V14Z-4.5A
廠商: INTERSIL CORP
元件分類(lèi): 電源管理
英文描述: RTC Module With CPU Supervisor
中文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝: ROHS COMPLIANT, PLASTIC, TSSOP-14
文件頁(yè)數(shù): 7/21頁(yè)
文件大?。?/td> 347K
代理商: X5329V14Z-4.5A
7
FN8132.1
October 17, 2005
SPI SERIAL MEMORY
The memory portion of the device is a CMOS Serial
EEPROM array with Intersil’s block lock protection. The
array is internally organized as x 8. The device features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple four-wire bus.
The device utilizes Intersil’s proprietary Direct Write
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input,
with data being clocked in on the rising edge of SCK.
CS must be LOW during the entire operation.
All instructions (Table 1), addresses and data are
transferred MSB first. Data input on the SI line is
latched on the first rising edge of SCK after CS goes
LOW. Data is output on the SO line by the falling edge
of SCK. SCK is static, allowing the user to stop the
clock and then start it again to resume operations
where left off.
Write Enable Latch
The device contains a Write Enable Latch. This latch
must be SET before a Write Operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid Write Cycle.
Status Register
The RDSR instruction provides access to the Status
Register. The Status Register may be read at any
time, even during a Write Cycle. The Status Register
is formatted as follows:
*Bits (5,4) should be written as ‘1’ only.
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
Table 1. Instruction Set
Note:
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
Table 2. Block Protect Matrix
7
6
5
1*
4
1*
3
2
1
0
WPEN
FLB
BL1
BL0
WEL
WIP
Instruction Name
WREN
SFLB
WRDI/RFLB
RSDR
WRSR
READ
WRITE
Instruction Format*
0000 0110
0000 0000
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
Set the Write Enable Latch (Enable Write Operations)
Set Flag Bit
Reset the Write Enable Latch/Reset Flag Bit
Read Status Register
Write Status Register (Block Lock, WPEN & Flag Bits)
Read Data from Memory Array Beginning at Selected Address
Write Data to Memory Array Beginning at Selected Address
WREN CMD
Status Register
Device Pin
Block
Block
Status Register
WPEN, BL0, BL1,
WD0, WD1
Protected
Protected
Writable
Writable
WEL
0
1
1
1
WPEN
X
1
0
X
WP#
X
0
X
1
Protected Block
Protected
Protected
Protected
Protected
Unprotected Block
Protected
Writable
Writable
Writable
X5328, X5329
相關(guān)PDF資料
PDF描述
X5648P-4.5A CAP 270PF 50V CERAMIC MONO 5%
X5648 Thyristor Module
X5648P RTC Module With CPU Supervisor
X5648S14 RTC Module With CPU Supervisor
X5648S14-2.7 RTC Module With CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X533 制造商:CONNOR-WINFIELD 制造商全稱(chēng):Connor-Winfield Corporation 功能描述:3.3V SURFACE MOUNT 5.0 x 7.5mm LVDS CLOCK OSCILLATOR
X533-333.00M 制造商:CONNOR-WINFIELD 制造商全稱(chēng):Connor-Winfield Corporation 功能描述:3.3V SURFACE MOUNT 5.0 x 7.5mm LVDS CLOCK OSCILLATOR
X540T2 914248 制造商:Intel 功能描述:ETHERNETCONVERGED NETWORK ADAPTER - Boxed Product (Development Kits)
X540T2BLK 927245 制造商:Intel 功能描述:TWIN POND T2 ETHERNET CONVERGED NETWORK ADAPTER - Boxed Product (Development Kits)
X540T2G1P5 制造商:Intel 功能描述:ETHERNET CONVERGED NETWORK ADAPTER X540-T2 - Bulk