參數(shù)資料
型號(hào): X40034S14-B
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: Triple Voltage Monitor with Integrated CPU Supervisor
中文描述: 3-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝: 0.150 INCH, SOIC-14
文件頁數(shù): 6/24頁
文件大?。?/td> 360K
代理商: X40034S14-B
6
FN8114.1
May 25, 2006
PRINCIPLES OF OPERATION
Power On Reset
Applying power to the X40030, X40031, X40034,
X40035 activates a Power On Reset Circuit that pulls
the RESET/RESET pins active. This signal provides
several benefits.
– It prevents the system microprocessor from starting
to operate with insufficient voltage.
– It prevents the processor from operating prior to sta-
bilization of the oscillator.
– It allows time for an FPGA to download its configura-
tion prior to initialization of the circuit.
– It prevents communication to the EEPROM, greatly
reducing the likelihood of data corruption on power up.
When V
CC
exceeds the device V
TRIP1
threshold value
for t
PURST
(selectable) the circuit releases the RESET
(X40031, X40035) and RESET (X40030, X40034) pin
allowing the system to begin operation.
Figure 1. Connecting a Manual Reset Push-Button
Manual Reset
By connecting a push-button directly from MR to
ground, the designer adds manual system reset capa-
bility. The MR pin is LOW while the push-button is
closed and RESET/RESET pin remains HIGH/LOW
until the push-button is released and for t
PURST
there-
after.
Low Voltage V
CC
(V1 Monitoring)
During operation, the X40030, X40031, X40034,
X40035 monitors the V
CC
level and asserts
RESET/RESET if supply voltage falls below a preset
minimum V
TRIP1
. The RESET signal prevents the
microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal
remains active until the voltage drops below 1V. It also
remains active until V
CC
returns and exceeds V
TRIP1
for
t
PURST
.
Low Voltage V2 Monitoring
The X40030 also monitors a second voltage level and
asserts V2FAIL if the voltage falls below a preset mini-
mum V
TRIP2
. The V2FAIL signal is either ORed with
RESET to prevent the microprocessor from operating
in a power fail or brownout condition or used to inter-
rupt the microprocessor with notification of an impend-
ing power failure.
For the X40030 and X40031 the V2FAIL signal
remains active until the V2MON drops below 1V
(V2MON
falling). It also remains active until V2MON
7
8
V
SS
SDA
Ground
Serial Data.
SDA is a bidirectional pin used to transfer data into and out of the device. It has an
open drain output and may be wire ORed with other open drain or open collector outputs. This pin
requires a pull up resistor and the input buffer is always active (not gated).
Watchdog Input.
A HIGH to LOW transition on the SDA (while SCL is toggled from HIGH to LOW
and followed by a stop condition) restarts the Watchdog timer. The absence of this transition within
the watchdog time out period results in WDO going active.
Serial Clock.
The Serial Clock controls the serial bus timing for data input and output.
Write Protect.
WP HIGH prevents writes to any location in the device (includung all the registers).
It has an internal pull down resistor. (>10M
typical)
V3 Voltage Monitor Input.
When the V3MON input is less than the V
TRIP3
voltage, V3FAIL goes
LOW. This input can monitor an unregulated power supply with an external resistor divider or can
monitor a third power supply with no external components. Connect V3MON to V
SS
or
V
CC
when
not used. The V3MON comparator is supplied by the V3MON input.
V3 Voltage Fail Output.
This open drain output goes LOW when V3MON is less than V
TRIP3
and
goes HIGH when V3MON exceeds V
TRIP3
. There is no power up reset delay circuitry on this pin.
WDO Output.
WDO is an active LOW, open drain output which goes active whenever the watch-
dog timer goes active.
Supply Voltage.
9
SCL
WP
10
11
V3MON
12
V3FAIL
13
WDO
14
V
CC
PIN DESCRIPTION
(Continued)
Pin
Name
Function
V
CC
MR
System
Reset
Manual
Reset
X40030/34
RESET
X40030, X40031, X40034, X40035
相關(guān)PDF資料
PDF描述
X40034S14-C Triple Voltage Monitor with Integrated CPU Supervisor
X40034S14I-A Triple Voltage Monitor with Integrated CPU Supervisor
X40034S14I-B Triple Voltage Monitor with Integrated CPU Supervisor
X40034S14I-C Triple Voltage Monitor with Integrated CPU Supervisor
X40034S14IZ-A Triple Voltage Monitor with Integrated CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X40034S14-BT1 功能描述:IC VOLTAGE MONITOR TRPL 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40034S14-C 功能描述:IC VOLTAGE MONITOR TRPL 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40034S14-CT1 功能描述:IC VOLTAGE MONITOR TRPL 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40034S14I-A 功能描述:IC VOLTAGE MONITOR TRPL 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40034S14I-AT1 功能描述:IC VOLTAGE MONITOR TRPL 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件