參數(shù)資料
型號(hào)： X40030V14I-C
廠商： INTERSIL CORP
元件分類： 電源管理
英文描述： Dual Voltage Monitor with Intergrated CPU Supervisor
中文描述： 3-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝： 4.40 MM, PLASTIC, MO-153AC, TSSOP-14
文件頁(yè)數(shù)： 6/21頁(yè)
文件大?。?/td> 322K
代理商： X40030V14I-C
6
FN8114.0
April 28, 2005
CONTROL REGISTER
The Control Register provides the user a mechanism
for changing the Block Lock and Watchdog Timer set-
tings. The Block Lock and Watchdog Timer bits are
nonvolatile and do not change when power is
removed.
The Control Register is accessed with a special pream-
ble in the slave byte (1011) and is located at address
1FFh. It can only be modified by performing a byte write
operation directly to the address of the register and only
one data byte is allowed for each register write opera-
tion. Prior to writing to the Control Register, the WEL
and RWEL bits must be set using a two step process,
with the whole sequence requiring 3 steps. See "Writing
to the Control Registers" on page 7.
The user must issue a stop, after sending this byte to
the register, to initiate the nonvolatile cycle that stores
WD1, WD0, PUP1, PUP0 and BP. The X40030,
X40031, X40034, X40035 will not acknowledge any
data bytes written after the first byte is entered.
The state of the Control Register can be read at any
time by performing a random read at address 1FFh,
using the special preamble. Only one byte is read by
each register read operation. The master should
supply a stop condition to be consistent with the bus
protocol.
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
Figure 5. Sample V
TRIP
Reset Circuit
7
6
5
4
3
0
2
1
0
PUP1 WD1 WD0
BP
RWEL WEL PUP0
1
6
2
7
14
13
9
8
X40030
V
TRIP1
Adj.
V
P
SDA
SCL
μC
Adjust
Run
V2FAIL
V
TRIP2
Adj.
RESET
X40030, X40031, X40034, X40035
相關(guān)PDF資料
PDF描述
X40031V14-B Dual Voltage Monitor with Intergrated CPU Supervisor
X40031V14-C Dual Voltage Monitor with Intergrated CPU Supervisor
X40031V14I-A Dual Voltage Monitor with Intergrated CPU Supervisor
X40031V14I-B Development Kit; Kit Contents:PIC18F6722 Prototyping Board with Exercise Book, DC Adapter & Cables ; For Use With:CCS Compilers & PIC18F6722; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No
X40031V14I-C Dual Voltage Monitor with Intergrated CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X40030V14I-CT1 功能描述:IC VOLTAGE MONITOR TRPL 14-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40030V14Z-B 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
X40030VA 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
X40030VB 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
X40030VC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*