- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376439 > X40021V14I-C (INTERSIL CORP) Dual Voltage Monitor with Intergrated CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X40021V14I-C |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 電源管理 |
| 英文描述： | Dual Voltage Monitor with Intergrated CPU Supervisor |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封裝： | 4.40 MM, PLASTIC, MO-153AC, TSSOP-14 |
| 文件頁(yè)數(shù)： | 12/24頁(yè) |
| 文件大?。?/td> | 346K |
| 代理商： | X40021V14I-C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
12
FN8112.0
March 28, 2005
Read Operation
Prior to issuing the Slave Address Byte with the R/W bit
set to one, the master must first perform a “dummy” write
operation. The master issues the start condition and the
Slave Address Byte, receives an acknowledge, then
issues the Word Address Bytes. After acknowledging
receipts of the Word Address Bytes, the master immedi-
ately issues another start condition and the Slave
Address Byte with the R/W bit set to one. This is followed
by an acknowledge from the device and then by the eight
bit word. The master terminates the read operation by
not responding with an acknowledge and then issuing a
stop condition. See Figure 12 for the address, acknowl-
edge, and data transfer sequence.
SERIAL DEVICE ADDRESSING
Memory Address Map
CR, Control Register, CR7: CR0
Address: 1FF
hex
FDR, Fault DetectionRegister, FDR7: FDR0
Address: 0FF
hex
Slave Address Byte
Following a start condition, the master must output a
Slave Address Byte. This byte consists of several parts:
– a device type identifier that is always “1011” when
accessing the control register and fault detection
register.
– two bits of “0”.
– one bit that becomes the MSB of the memory
address X
4
.
– last bit of the slave command byte is a R/W bit. The
R/W bit of the Slave Address Byte defines the oper-
ation to be performed. When the R/W bit is a one,
then a read operation is selected. A zero selects a
write operation. See Figure 13.
Figure 12. Read Sequence
0
Slave
Address
Byte
Address
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
1
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
1 0 1
0 0
1
1 1 1 1 1 1 1 1
X40020, 40021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40020 | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40020S14-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40020S14-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40020S14-C | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40020S14I-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40021V14I-CT1 | 功能描述:IC VOLTAGE MONITOR DUAL 14-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X400-22FA | 制造商:MOFLASH SIGNALLING 功能描述:BEACON XENON HIGH OUTPUT |
| X4003 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CPU Supervisor |
| X4003_06 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CPU Supervisor |
| X40030 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Triple Voltage Monitor with Intergrated CPU Supervisor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。