- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376437 > X28HC64PIZ-90 (INTERSIL CORP) 5 Volt, Byte Alterable EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | X28HC64PIZ-90 |
| 廠商： | INTERSIL CORP |
| 元件分類： | DRAM |
| 英文描述： | 5 Volt, Byte Alterable EEPROM |
| 中文描述： | 8K X 8 EEPROM 5V, 90 ns, PDIP28 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-011AB, DIP-28 |
| 文件頁(yè)數(shù)： | 8/17頁(yè) |
| 文件大小： | 265K |
| 代理商： | X28HC64PIZ-90 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
8
FN8109.1
June 7, 2006
HARDWARE DATA PROTECTION
The X28HC64 provides two hardware features that
protect nonvolatile data from inadvertent writes.
– Default V
CC
Sense—All write functions are inhibited
when V
CC
is 3V typically.
– Write Inhibit—Holding either OE LOW, WE HIGH, or
CE HIGH will prevent an inadvertent write cycle dur-
ing power-up and power-down, maintaining data
integrity.
SOFTWARE DATA PROTECTION
The X28HC64 offers a software controlled data protec-
tion feature. The X28HC64 is shipped from Intersil with
the software data protection NOT ENABLED; that is,
the device will be in the standard operating mode. In
this mode data should be protected during power-up/-
down operations through the use of external circuits.
The host would then have open read and write access
of the device once V
CC
was stable.
The X28HC64 can be automatically protected during
power-up and power-down without the need for exter-
nal circuits by employing the software data protection
feature. The internal software data protection circuit is
enabled after the first write operation utilizing the soft-
ware algorithm. This circuit is nonvolatile and will
remain set for the life of the device, unless the reset
command is issued.
Once the software protection is enabled, the X28HC64
is also protected from inadvertent and accidental
writes in the powered-up state. That is, the software
algorithm must be issued prior to writing additional
data to the device.
SOFTWARE ALGORITHM
Selecting the software data protection mode requires
the host system to precede data write operations by a
series of three write operations to three specific
addresses. Refer to Figure 6 and 7 for the sequence.
The three-byte sequence opens the page write window,
enabling the host to write from one to sixty-four bytes
of data. Once the page load cycle has been com-
pleted, the device will automatically be returned to the
data protected state.
X28HC64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X28HC64PZ-70 | 5 Volt, Byte Alterable EEPROM |
| X28HC64PZ-90 | 5 Volt, Byte Alterable EEPROM |
| X28HC64SZ-70 | 5 Volt, Byte Alterable EEPROM |
| X28HT010W | 5V, Byte Alterable EEPROM |
| X2N3922 | MONOLITHIC DUAL N-CHANNEL JFET HENERAL PURPOSE AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X28HC64PM-12 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
| X28HC64PM-50 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:5 Volt, Byte Alterable E2PROM |
| X28HC64PM-70 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
| X28HC64PM-90 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
| X28HC64PMB-12 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。