- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371215 > X25330V14I 5MHz SPI Serial E 2 PROM with Block Lock TM Protection PDF資料下載
參數(shù)資料
| 型號(hào)： | X25330V14I |
| 英文描述： | 5MHz SPI Serial E 2 PROM with Block Lock TM Protection |
| 中文描述： | 5MHz的SPI串行e的2座門鎖TM保護(hù)胎膜早破 |
| 文件頁(yè)數(shù)： | 4/14頁(yè) |
| 文件大?。?/td> | 74K |
| 代理商： | X25330V14I |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
X25330
4
The Write-Protect-Enable (WPEN) bit is available for
the X25330 as a nonvolatile enable bit for the WP pin.
7037 FRM T05
Programmable Hardware Write Protection
The Write Protect (WP) pin and the nonvolatile Write
Protect Enable (WPEN) bit in the Status Register
control the Programmable Hardware Write Protect
feature. Hardware Write Protection is enabled when
WP pin is LOW, and the WPEN bit is “1”. Hardware
Write Protection is disabled when either the WP pin is
HIGH or the WPEN bit is “0”. When the chip is hard-
ware write protected, nonvolatile writes are disabled to
the Status Register, including the Block Lock bits and
the WPEN bit itself, as well as the block-protected
sections in the memory array. Only the sections of the
memory array that are not block-protected can be
written.
In Circuit Programmable ROM Mode
Note that since the WPEN bit is write protected, it
cannot be changed back to a LOW state; so write
protection is enabled as long as the WP pin is held
LOW. Thus an In Circuit Programmable ROM function
can be emplemented by hardwiring the WP pin to Vss,
writing to and Block Locking the desired portion of the
array to be ROM, and then programming the WPEN bit
HIGH. The table above defines the program protect
status for each combination of WPEN and
WP
.
Clock and Data Timing
Data input on the SI line is latched on the rising edge
of SCK. Data is output on the SO line by the falling
edge of SCK.
Read Sequence
When reading from the E
first pulled LOW to select the device. The 8-bit READ
instruction is transmitted to the X25330, followed by
the 16-bit address of which the last 12 are used. After
the READ opcode and address are sent, the data
stored in the memory at the selected address is
shifted out on the SO line. The data stored in memory
2
PROM memory array, CS is
WPEN
WP
X
X
LOW
LOW
HIGH
HIGH
WEL
Protected
Blocks
Unprotected
Blocks
Status
Register
0
0
1
1
X
X
0
1
0
1
0
1
Protected
Protected
Protected
Protected
Protected
Protected
Protected
Writable
Protected
Writable
Protected
Writable
Protected
Writable
Protected
Protected
Protected
Writable
at the next address can be read sequentially by
continuing to provide clock pulses. The address is
automatically incremented to the next higher address
after each byte of data is shifted out. When the highest
address is reached ($0FFF) the address counter rolls
over to address $0000 allowing the read cycle to be
continued indefinitely. The read operation is termi-
nated by taking CS HIGH. Refer to the read E
array operation sequence illustrated in Figure 1.
2
PROM
To read the status register the CS line is first pulled
LOW to select the device followed by the 8-bit RDSR
instruction. After the RDSR opcode is sent, the contents
of the status register are shifted out on the SO line.
Figure 2 illustrates the read status register sequence.
Write Sequence
Prior to any attempt to write data into the X25330, the
“Write Enable” latch must first be set by issuing the
WREN instruction (See Figure 3). CS is first taken
LOW, then the WREN instruction is clocked into the
X25330. After all eight bits of the instruction are trans-
mitted, CS must then be taken HIGH. If the user
continues the write operation without taking CS HIGH
after issuing the WREN instruction, the write operation
will be ignored.
To write data to the E
issues the WRITE instruction, followed by the address
and then the data to be written. This is minimally a
thirty-two clock operation. CS must go LOW and remain
LOW for the duration of the operation. The host may
continue to write up to 32 bytes of data to the X25330.
The only restriction is the 32 bytes must reside on the
same page. If the address counter reaches the end of
the page and the clock continues, the counter will “roll
over” to the first address of the page and overwrite any
data that may have been written.
2
PROM memory array, the user
For the write operation (byte or page write) to be
completed, CS can only be brought HIGH after bit 0 of
data byte N is clocked in. If it is brought HIGH at any
other time the write operation will not be completed.
Refer to Figures 4 and 5 below for a detailed illustra-
tion of the write sequences and time frames in which
CS going HIGH are valid.
To write to the status register, the WRSR instruction is
followed by the data to be written. Data bits 0, 1, 4, 5
and 6 must be “0”. Figure 6 illustrates this sequence.
While the write is in progress following a status
register or E
PROM write sequence, the status
register may be read to check the WIP bit. During this
time the WIP bit will be HIGH.
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X25330V14I-2.5 | 5MHz SPI Serial E 2 PROM with Block Lock TM Protection |
| X25330V14 | 5MHz SPI Serial E 2 PROM with Block Lock TM Protection |
| X25330V14-2.5 | 5MHz SPI Serial E 2 PROM with Block Lock TM Protection |
| X25383S8-2.7 | SPI Serial EEPROM with Supervisory Features |
| X25383S8I | SPI Serial EEPROM with Supervisory Features |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X25330V14I-2.5 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:5MHz SPI Serial E 2 PROM with Block Lock TM Protection |
| X25330V14IG | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz SPI Serial E2 PROM with Block Lock Protection |
| X25330V14IG-2.5 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz SPI Serial E2 PROM with Block Lock Protection |
| X25383S8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X25383S8-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。