- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371204 > X24C01MI-3 Serial E2PROM PDF資料下載
參數(shù)資料
| 型號(hào)： | X24C01MI-3 |
| 英文描述： | Serial E2PROM |
| 中文描述： | 串行E2PROM |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 56K |
| 代理商： | X24C01MI-3 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
X24C01
3
DEVICE OPERATION
The X24C01 supports a bidirectional bus oriented pro-
tocol. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device as
the receiver. The device controlling the transfer is a
master and the device being controlled is the slave. The
master will always initiate data transfers and provide the
clock for both transmit and receive operations. There-
fore, the X24C01 will be considered a slave in all
applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are re-
served for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The X24C01 continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met.
Figure 1. Data Validity
SCL
SDA
DATA STABLE
DATA
CHANGE
3837 FHD F06
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X24C01MI-3.5 | Serial E2PROM |
| X24C01MM-2.7 | Serial E2PROM |
| X24C01PI-3.5 | Serial E2PROM |
| X24C01SM-2.7 | Serial E2PROM |
| X24C01PM-2.7 | Serial E2PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X24C01MI-3.5 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Serial E2PROM |
| X24C01MIG | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Serial E2PROM |
| X24C01MIG-2.7 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Serial E2PROM |
| X24C01MIG-3 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Serial E2PROM |
| X24C01MIG-3.5 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Serial E2PROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。