參數(shù)資料
型號： X1228V14Z-2.7
廠商： Intersil
文件頁數(shù)： 15/29頁
文件大?。?/td> 0K
描述： IC RTC/CAL/CPU SUP EE 14-TSSOP
標準包裝： 95
類型： 時鐘/日歷
特點： 警報器，閏年，監(jiān)控器，監(jiān)視計時器
時間格式： HH:MM:SS（12/24 小時）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： I²C，2 線串口
電源電壓： 2.7 V ~ 5.5 V
電壓 - 電源，電池： 1.8 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 14-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 14-TSSOP
包裝： 管件
22
FN8100.4
May 18, 2006
Acknowledge Polling
Disabling of the inputs during nonvolatile write cycles
can be used to take advantage of the typical 5mS write
cycle time. Once the stop condition is issued to indi-
cate the end of the master’s byte load operation, the
X1228 initiates the internal nonvolatile write cycle.
Acknowledge polling can begin immediately. To do
this, the master issues a start condition followed by the
Memory Array Slave Address Byte for a write or read
operation (AEh or AFh). If the X1228 is still busy with
the nonvolatile write cycle then no ACK will be
returned. When the X1228 has completed the write
operation, an ACK is returned and the host can pro-
ceed with the read or write operation. Refer to the flow
chart in Figure 15. Note: Do not use the CCR Salve
byte (DEh or DFh) for Acknowledge Polling.
Read Operations
There are three basic read operations: Current
Address Read, Random Read, and Sequential Read.
Current Address Read
Internally the X1228 contains an address counter that
maintains the address of the last word read incre-
mented by one. Therefore, if the last read was to
address n, the next read operation would access data
from address n+1. On power-up, the sixteen bit
address is initialized to 0h. In this way, a current
address read immediately after the power-on reset
can download the entire contents of memory starting
at the first location.Upon receipt of the Slave Address
Byte with the R/W bit set to one, the X1228 issues an
acknowledge, then transmits eight data bits. The mas-
ter terminates the read operation by not responding
with an acknowledge during the ninth clock and issu-
ing a stop condition. Refer to Figure 14 for the
address, acknowledge, and data transfer sequence.
Figure 15. Acknowledge Polling Sequence
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Figure 14. Current Address Read Sequence
ACK
returned?
Byte load completed
by issuing STOP.
Enter ACK Polling
Issue STOP
Issue START
NO
YES
Issue STOP
NO
Continue normal
Read or Write
command
sequence
PROCEED
YES
nonvolatile write
Cycle complete. Continue
command sequence?
Issue Memory Array Slave
Address Byte
AFh (Read) or AEh (Write)
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
X1228
相關(guān)PDF資料
PDF描述
MCP4162-502E/MF IC POT DGTL SNGL 5K RHEO 8DFN
MS3102E20-30P CONN RCPT 13POS BOX MNT W/PINS
X1228V14Z IC RTC/CAL/CPU SUP EE 14-TSSOP
X1228V14IZ-4.5A IC RTC/CAL/CPU SUP EE 14-TSSOP
X1228V14IZ-2.7A IC RTC/CAL/CPU SUP EE 14-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X1228V14Z-4.5A 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
X1228ZY WAF 制造商:Intersil Corporation 功能描述:
X122K 制造商:IQD Frequency Products 功能描述:CRYSTAL OSCILLATOR 12.288000MHZ
X122-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
X123-133.33M 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*