- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > X1205V8T1 (Intersil)IC RTC/CALENDAR 2-WIRE 8-TSSOP PDF資料下載
參數(shù)資料
| 型號： | X1205V8T1 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC/CALENDAR 2-WIRE 8-TSSOP |
| 標準包裝： | 2,500 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年 |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 帶卷 (TR) |
13
FN8097.3
May 2, 2006
Figure 4. Valid Data Changes on the SDA Bus
Figure 5. Valid Start and Stop Conditions
Figure 6. Acknowledge Response From Receiver
DEVICE ADDRESSING
Following a start condition, the master must output a
Slave Address Byte. Slave bits ‘1101’ access the CCR.
Bit 3 through Bit 1 of the slave byte specify the device
select bits. These are set to ‘111’.
The last bit of the Slave Address Byte defines the
operation to be performed. When this R/W bit is a one,
then a read operation is selected. A zero selects a
write operation. Refer to Figure 7.
After loading the entire Slave Address Byte from the
SDA bus, the X1205 compares the device identifier
and device select bits with ‘1101111’. Upon a correct
compare, the device outputs an acknowledge on the
SDA line.
Following the Slave Byte is a two byte word address.
The word address is either supplied by the master
device or obtained from an internal counter. On power-
up the internal address counter is set to address 0H,
so a current address read of the CCR array starts at
address 0. When required, as part of a random read,
the master must supply the 2 Word Address Bytes as
shown in Figure 7.
In a random read operation, the slave byte in the
“dummy write” portion must match the slave byte in
the “read” section. For a random read of the
Clock/Control Registers, the slave byte must be
1101111x in both places.
SCL
SDA
Data Stable
Data Change
Data Stable
SCL
SDA
Start
Stop
SCL from
Master
Data Output
from Transmitter
Data Output
from Receiver
8
1
9
Start
Acknowledge
X1205
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1226V8ZT1 | IC RTC/CALENDAR/4K EE 8-TSSOP |
| X1227V8Z-4.5A | IC RTC/CAL/CPU SUP EE 8-TSSOP |
| X1228V14Z-4.5A | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| X1286V14T1 | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| X1288V14ZT1 | IC RTC/CAL/CPU SUP EE 14-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1205V8Z | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:2-Wire RTC Real Time Clock/Calendar |
| X1205V8ZT1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:2-Wire RTC Real Time Clock/Calendar |
| X1210MKX7R8BB564 | 制造商:Yageo / Phycomp 功能描述:0.56uF 25V SM CAP-X2Y FILTER 1210 X7R 20% Ni Barr w/100% Tin - free partial T/R at 500. |
| X121198-ISD | 制造商:Honeywell Sensing and Control 功能描述:RESISTIVE & OPTICAL |
| X-1214-1 | 制造商:Pulse Electronics Corporation 功能描述:DATA BUS - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。