- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄62798 > WS1M8V-55CMA (MICROSEMI CORP-PMG MICROELECTRONICS) 1M X 8 STANDARD SRAM, 55 ns, CDIP32 PDF資料下載
參數(shù)資料
| 型號： | WS1M8V-55CMA |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | SRAM |
| 英文描述： | 1M X 8 STANDARD SRAM, 55 ns, CDIP32 |
| 封裝： | 0.600 INCH, HERMETIC SEALED, SIDE BRAZED, CERAMIC, DIP-32 |
| 文件頁數(shù)： | 4/5頁 |
| 文件大?。?/td> | 319K |
| 代理商： | WS1M8V-55CMA |
WS1M8V-XCX
4
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
October, 2002
Rev. 2
White Electronic Designs Corp. reserves the right to change products or specications without notice.
ADVANCED*
TIMING WAVEFORM – READ CYCLE
WRITE CYCLE – CS# CONTROLLED
ADDRESS
DATA I/O
WRITE CYCLE 2, CS# CONTROLLED
tAW
tAS
tCW
tAH
tWP
tDH
tDW
tWC
CS#
WE#
DATA VALID
ADDRESS
DATA I/O
READ CYCLE 2 (WE# = VIH)
tAA
tACS
tOE
tCLZ
tOLZ
tOHZ
tRC
DATA VALID
HIGH IMPEDANCE
CS#
OE#
tCHZ
ADDRESS
DATA I/O
READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH)
tAA
tOH
tRC
DATA VALID
PREVIOUS DATA VALID
NOTE: OE# is internally tied to the GND.
WRITE CYCLE – WE# CONTROLLED
ADDRESS
CS#
WE#
tAS
tWP
tCW
tAW
tWC
tAH
tOW
tDH
DATA VALID
tDW
tWHZ
DATA I/O
WRITE CYCLE 1, WE# CONTROLLED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS256K32N-20HIA | 256K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CHIP66 |
| WS256K32L-20HC | 256K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CHIP66 |
| WS256K32-35G4CA | 256K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS256K32N-20HC | 256K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CHIP66 |
| WS256K32-35G4M | 256K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WS1M8V-XCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2X512KX8 Dualithic SRAM Advanced |
| WS1M8-XCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2X512X8 Dualithic SRAM Preliminary |
| WS1M8-XDJX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM MCP |
| WS1M8-XFX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM MCP |
| WS1M8-XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2 x 512K x 8 Dualithic SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。