
White Microelectronics Phoenix, AZ (602) 437-1520
4
S
1
WS1M32-XG3X
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
9
V
CC
A
0
A
1
A
2
A
3
A
4
A
5
A
6
OE
1
OE
2
OE
3
OE
4
NC
A
7
A
8
A
9
A
10
A
11
A
12
A
13
GND
V
C
I
0
I
1
I
2
I
3
I
4
I
5
I
6
I
7
C
1
N
C
2
I
8
I
9
I
1
I
1
I
1
I
1
I
1
I
1
G
GND
NC
NC
NC
NC
NC
NC
NC
NC
WE
4
WE
3
WE
2
WE
1
NC
NC
A
18
A
17
A
16
A
15
A
14
V
CC
G
I
3
I
3
I
2
I
2
I
2
I
2
I
2
I
2
N
N
N
I
2
I
2
I
2
I
2
I
1
I
1
I
1
I
1
V
C
8
7
6
5
4
3
1 84 83 82 81 80 79 78 77
2
37
38 39 40 41 42 43
45 46 47 48 49 50 51 52 53
44
76 75
11
10
33
34 35 36
1Mx32 SRAM MODULE
FEATURES
I
Access Times of 17, 20, 25ns
I
84 lead, 28mm CQFP, (Package 511)
I
Organized as two banks of 512Kx32, User Configurable as
2Mx16 or 4Mx8
I
Commercial, Industrial and Military Temperature Ranges
I
TTL Compatible Inputs and Outputs
I
5 Volt Power Supply
PIN CONFIGURATION FOR WS1M32-XG3X
PIN DESCRIPTION
I/O
0-31
Data Inputs/Outputs
A
0-18
Address Inputs
WE
1-4
Write Enables
CS
1-2
Chip Selects
OE
1-4
Output Enables
V
CC
Power Supply
GND
Ground
NC
Not Connected
TOP VIEW
I
Low Power CMOS
I
Built-in Decoupling Caps and Multiple Ground Pins for Low
Noise Operation
I
Weight
WS1M32-XG3X - 20 grams typical
December 1998
BLOCK DIAGRAM
8
I/O
0-7
CS
1
A
0-18
I/O
8-15
CS
2
I/O
16-23
I/O
24-31
WE
1
8
512K x 8
8
512K x 8
8
512K x 8
512K x 8
512K x 8
512K x 8
512K x 8
512K x 8
OE
1
WE
2
OE
2
WE
3
OE
3
WE
4
OE
4
NOTE:
CS
1
& CS
2
are used as bank select
The White 84 lead G3 CQFP fills
the same fit and function as the
JEDEC 84 lead CQFJ or 84 PLCC.
But the G3 has the TCE and lead
inspection advantage of the
CQFP form.
1.146"