- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140345 > WMS512K8L-70DECE 512K X 8 STANDARD SRAM, 70 ns, CDSO32 PDF資料下載
參數(shù)資料
| 型號(hào)： | WMS512K8L-70DECE |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 70 ns, CDSO32 |
| 封裝： | CERAMIC, SOJ-32 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 70K |
| 代理商： | WMS512K8L-70DECE |
White Microelectronics Phoenix, AZ (602) 437-1520
2
SRAM
MONOLITHICS
3
AC CHARACTERISTICS
(VCC = 5.0V, GND = 0V, TA = -55
°C to +125°C)
WMS512K8-XXX
AC CHARACTERISTICS
(VCC = 5.0V, GND = 0V, TA = -55
°C to +125°C)
Parameter
Symbol
-70
-85
-100
-120
Units
Read Cycle
Min
Max
Min
Max
Min
Max
Min
Max
Read Cycle Time
tRC
70
85
100
120
ns
Address Access Time
tAA
70
85
100
120
ns
Output Hold from Address Change
tOH
55
5
ns
Chip Select Access Time
tACS
70
85
100
120
ns
Output Enable to Output Valid
tOE
35
40
50
60
ns
Chip Select to Output in Low Z
tCLZ1
10
ns
Output Enable to Output in Low Z
tOLZ1
55
5
ns
Chip Disable to Output in High Z
tCHZ1
25
35
ns
Output Disable to Output in High Z
tOHZ1
25
35
ns
1. This parameter is guaranteed by design but not tested.
Parameter
Symbol
-70
-85
-100
-120
Units
Write Cycle
Min
Max
Min
Max
Min
Max
Min
Max
Write Cycle Time
tWC
70
85
100
120
ns
Chip Select to End of Write
tCW
60
75
80
100
ns
Address Valid to End of Write
tAW
60
75
80
100
ns
Data Valid to End of Write
tDW
30
40
ns
Write Pulse Width
tWP
50
60
ns
Address Setup Time
tAS
00
0
ns
Address Hold Time
tAH
55
5
ns
Output Active from End of Write
tOW1
55
5
ns
Write Enable to Output in High Z
tWHZ1
25
35
ns
Data Hold from Write Time
tDH
00
0
ns
1. This parameter is guaranteed by design but not tested.
I
Current Source
D.U.T.
C
= 50 pf
eff
I
OL
V
≈ 1.5V
(Bipolar Supply)
Z
Current Source
OH
NOTES:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75
.
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
AC TEST CIRCUIT
Parameter
Typ
Unit
Input Pulse Levels
VIL = 0, VIH = 3.0
V
Input Rise and Fall
5
ns
Input and Output Reference Level
1.5
V
Output Timing Reference Level
1.5
V
AC TEST CONDITIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS512K8L-70DEMEA | 512K X 8 STANDARD SRAM, 70 ns, CDSO32 |
| WF128K32-60G2Q5A | 128K X 32 FLASH 5V PROM MODULE, 60 ns, CQFP68 |
| WF128K32N-90H1Q5A | 128K X 32 FLASH 5V PROM MODULE, 90 ns, CPGA66 |
| WS128K32-35G4TMA | 128K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS128K32-55G4TC | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WMS512K8LV-100CCE | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8LV-100CCEA | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8LV-100CIE | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8LV-100CIEA | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8LV-100CME | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx8 MONOLITHIC SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。