- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄62781 > WMS512K8-L55CC (MICROSEMI CORP-PMG MICROELECTRONICS) 512K X 8 STANDARD SRAM, 55 ns, CDIP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | WMS512K8-L55CC |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 55 ns, CDIP32 |
| 封裝： | 0.600 INCH, BRAZED, CREAMIC, DIP-32 |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大?。?/td> | 273K |
| 代理商： | WMS512K8-L55CC |
4
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WMS512K8-XXX
October 2004
Rev. 10
White Electronic Designs Corp. reserves the right to change products or specications without notice.
TIMING WAVEFORM - READ CYCLE
WRITE CYCLE - WE# CONTROLLED
WRITE CYCLE - CS# CONTROLLED
ADDRESS
DATA I/O
READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH)
tAA
tOH
tRC
DATA VALID
PREVIOUS DATA VALID
ADDRESS
DATA I/O
CS#
OE#
tRC
tAA
tACS
tCLZ
tCHZ
tOE
tOLZ
tOHZ
HIGH IMPEDANCE
DATA VALID
READ CYCLE 2 (WE# = VIH)
ADDRESS
DATA I/O
WRITE CYCLE 1, WE# CONTROLLED
tAW
tCW
tAH
tWP
tDW
tWHZ
tAS
tOW
tDH
tWC
DATA VALID
CS#
WE#
ADDRESS
DATA I/O
WRITE CYCLE 2, CS# CONTROLLED
tAW
tAS
tCW
tAH
tWP
tDH
tDW
tWC
CS#
WE#
DATA VALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS512K8-L15DEM | 512K X 8 STANDARD SRAM, 15 ns, CDSO32 |
| WMS512K8-L17FFIA | 512K X 8 STANDARD SRAM, 17 ns, DFP32 |
| WMS512K8-L17FFMA | 512K X 8 STANDARD SRAM, 17 ns, DFP32 |
| WMS512K8-L20DJQA | 512K X 8 STANDARD SRAM, 20 ns, CDSO36 |
| WMS512K8-L20FFIA | 512K X 8 STANDARD SRAM, 20 ns, DFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WMS512K8L-55CC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-55CCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-55CI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-55CIA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-55CLC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。