- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83194BR-640 Step-less Frequency SiS 633/635/640 Main Clock Gen. PDF資料下載
參數(shù)資料
| 型號： | W83194BR-640 |
| 英文描述： | Step-less Frequency SiS 633/635/640 Main Clock Gen. |
| 中文描述： | 步頻少矽統(tǒng)633/635/640主時(shí)鐘創(chuàng) |
| 文件頁數(shù)： | 2/13頁 |
| 文件大小： | 731K |
| 代理商： | W83194BR-640 |
W83194BR-250
1.0 GENERAL DESCRIPTION
The W83194BR-250 is a Clock Synthesizer for VIA Pro266 chipset. W83194BR-250 provides all
clocks required for high-speed RISC or CISC microprocessor and also provides 64 different
frequencies of CPU, PCI, AGP, IOAPIC clocks frequency setting. All clocks are externally selectable
with smooth transitions.
The W83194BR-250 provides I
2
C serial bus interface to program the registers to enable or disable
each clock outputs and provides 0.25% and 0.5% center type spread spectrum to reduce EMI.
The W83194BR-250 provides stepless frequency programming by controlling the VCO freq. and the
clock output divisor ratio. Also the skew of CPU and AGP clock outputs are programmable. A watch
dog timer is quipped and when time out, the RESET# pin will output 4ms pulse signal.
The W83194BR-250 accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply.
High drive PCI CLOCK outputs typically provide greater than 1 V /ns slew rate into 30 pF loads. CPU
CLOCK outputs typically provide better than 1 V /ns slew rate into 20 pF loads as maintaining 50
±
5%
duty cycle. The fixed frequency outputs as REF, 24MHz, and 48 MHz provide better than 0.5V /ns
slew rate.
2.0 PRODUCT FEATURES
4 CPU clocks
3 AGP for chipset and AGP clocks
9 PCI synchronous clocks.
Optional single or mixed supply:
(VddR = VddP= Vdd48 = VddA =Vdd = 3.3V, Vdd
LAPIC
=Vdd
LCPU
=2.5V)
Skew form CPU to PCI clock -1 to 4 ns, center 2.6 ns
Smooth frequency switch with selections from 66.8 to
200
MHz
I
2
C 2-Wire serial interface and I
2
C read back
0.25% and 0.5% center type spread spectrum
Programmable registers to enable/stop each output and select modes
48 MHz for USB
24 MHz for super I/O
48-pin SSOP package
Publication Release Date:April. 2002
- 2 - Revision 1.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83196R-718 | VIA Buffer Chip(4*DDR or 2*DDR + 3*SDRAM) |
| W83194BR-740 | Step-less Frequency SiS 733/735/740 Main Clock Gen. |
| W83194BR-P4X | Step-less VIA P4X/P4M Main Clock Gen. |
| W83194R-WE | CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|48PIN|PLASTIC |
| W83627SF | W83627F plus Smart Card Reader Interface. VID Control. GP I/O? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83194BR-645 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS 645/650 CHIPSET |
| W83194BR-648 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:CLOCK GENERATOR FOR SIS P4 SERIES CHIPSET |
| W83194BR-703 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:STEPLESS CLOCK FOR SIS 741 CHIPSET |
| W83194BR-730 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
| W83194BR-730_05 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:166MHZ CLOCK FOR SIS CHIPSET |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。