參數(shù)資料
型號: W6811ISG
廠商: WINBOND ELECTRONICS CORP
元件分類: 編解碼器
英文描述: A/MU-LAW, PCM CODEC, PDSO24
封裝: 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOP-24
文件頁數(shù): 37/37頁
文件大?。?/td> 589K
代理商: W6811ISG
W6811
Publication Release Date: September, 2005
- 9 -
Revision A12
AI+
Input Amplifier
Input
VDDA
Powered Down
AO
1.2 to VDDA-1.2
Powered Up
AI+, AI-
VSSA
Powered Down
AI-
Table 7.1 Input Amplifier Modes of operation
When the input amplifier is powered down, the input signal at AO or AI- needs to be referenced to the
analog ground voltage VAG.
The output of the input amplifier is fed through a 3.4 kHz switched capacitor low pass filter to prevent
aliasing of input signals above 4 kHz, due to the sampling at 8 kHz. The output of the 3.4 kHz low
pass filter is filtered by a high pass filter with a 200 Hz cut-off frequency. The filters are designed
according to the recommendations in the G.712 ITU-T specification. From the output of the high pass
filter the signal is digitized. The signal is converted into a compressed 8-bit digital representation with
either
μ-Law or A-Law format. The μ-Law or A-Law format is pin-selectable through the μ/A-Law pin.
The compression format can be selected according to Table 7.2.
μ/A-Law Pin
Format
VSSA
A-Law
VDDA
μ-Law
Table 7.2. Pin-selectable Compression Format
The digital 8-bit
μ-Law or A-Law samples are fed to the PCM interface for serial transmission at the
data rate supplied by the external bit clock BCLKT.
7.2. RECEIVE PATH
The 8-bit digital input samples for the D-to-A path are serially shifted in by the PCM interface and
converted to parallel data bits. During every cycle of the frame sync FSR, the parallel data bits are fed
through the pin-selectable
μ-Law or A-Law expander and converted to analog samples. The mode of
expansion is selected by the
μ/A-Law pin as shown in Table 7.2. The analog samples are filtered by a
low-pass smoothing filter with a 3.4 kHz cut-off frequency, according to the ITU-T G.712 specification.
A sin(x)/x compensation is integrated with the low pass smoothing filter. The output of this filter is
buffered to provide the receive output signal RO-. The RO- output can be externally connected to the
PAI pin to provide a differential output with high driving capability at the PAO+ and PAO- pins. By
using external resistors (see section 11 for examples), various gain settings of this output amplifier can
be achieved. If the transmit power amplifier is not in use, it can be powered down by connecting PAI to
VDDA.
相關(guān)PDF資料
PDF描述
W6811IWG A/MU-LAW, PCM CODEC, PDSO24
W681511IS A/MU-LAW, PCM CODEC, PDSO20
W681512W A/MU-LAW, PCM CODEC, PDSO20
W681513SG A/MU-LAW, PCM CODEC, PDSO20
W72M64VB70BI SPECIALTY MEMORY CIRCUIT, PBGA159
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W6811ISG TR 功能描述:IC VOICEBAND CODEC 5V/3V 24SOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
W6811IW 功能描述:IC VOICEBAND CODEC 5V/3V 24TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
W6811IWG 功能描述:IC VOICEBAND CODEC 5V/3V 24TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
W6811IWG TR 功能描述:IC VOICEBAND CODEC 5V/3V 24TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
W681306DG 功能描述:IC USB AUDIO CNTRLR 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)