參數(shù)資料
型號： W6810IWG
廠商： WINBOND ELECTRONICS CORP
元件分類： 編解碼器
英文描述： A/MU-LAW, PCM CODEC, PDSO20
封裝： 4.40 X 6.50 MM, ROHS COMPLIANT, PLASTIC, TSOP1-20
文件頁數(shù)： 37/37頁
文件大?。?/td> 320K
代理商： W6810IWG
W6810
Publication Release Date: July, 2006
- 9 -
Revision A13
AI+ (Pin 19)
Input Amplifier
Input
VDD
Powered Down
AO (Pin 17)
1.2 to VDD-1.2
Powered Up
AI+, AI- (Pins 19,18)
VSS
Powered Down
AI- (Pin 18)
Table 7.1 Input Amplifier Modes of operation
When the input amplifier is powered down, the input signal at AO or AI- needs to be referenced to the
analog ground voltage VAG.
The output of the input amplifier is fed through a low-pass filter to prevent aliasing at the switched
capacitor 3.4 kHz low pass filter.
The 3.4 kHz switched capacitor low pass filter prevents aliasing of
input signals above 4 kHz, due to the sampling at 8 kHz. The output of the 3.4 kHz low pass filter is
filtered by a high pass filter with a 200 Hz cut-off frequency. The filters are designed according to the
recommendations in the G.712 ITU-T specification. From the output of the high pass filter the signal is
digitized. The signal is converted into a compressed 8-bit digital representation with either
μ-Law or A-
Law format. The
μ-Law or A-Law format is pin-selectable through the μ/A-Law pin. The compression
format can be selected according to Table 7.2.
μ/A-Law Pin (Pin 16)
Format
VSS
A-Law
VDD
μ-Law
Table 7.2. Pin-selectable Compression Format
The digital 8-bit
μ-Law or A-Law samples are fed to the PCM interface for serial transmission at the
sample rate supplied by the external frame sync FST.
7.2. Receive Path
The 8-bit digital input samples for the D-to-A path are serially shifted in by the PCM interface and
converted to parallel data bits. During every cycle of the frame sync FSR, the parallel data bits are fed
through the pin-selectable
μ-Law or A-Law expander and converted to analog samples. The mode of
expansion is selected by the
μ/A-Law pin as shown in Table 7.2. The analog samples are filtered by a
low-pass smoothing filter with a 3.4 kHz cut-off frequency, according to the ITU-T G.712 specification.
A sin(x)/x compensation is integrated with the low pass smoothing filter. The output of this filter is
buffered to provide the receive output signal RO-. The RO- output can be externally connected to the
PAI pin to provide a differential output with high driving capability at the PAO+ and PAO- pins. By
using external resistors (see section 11 for examples), various gain settings of this output amplifier
can be achieved. If the transmit power amplifier is not in use, it can be powered down by connecting
PAI to VDD.
相關(guān)PDF資料
PDF描述
W6811IEG A/MU-LAW, PCM CODEC, PDIP24
W6811IRG A/MU-LAW, PCM CODEC, PDSO24
W6811ISG A/MU-LAW, PCM CODEC, PDSO24
W6811IWG A/MU-LAW, PCM CODEC, PDSO24
W681511IS A/MU-LAW, PCM CODEC, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W6810IW-G 制造商:Winbond Electronics Corp 功能描述:
W6810IWG TR 功能描述:IC VOICEBND CODEC 5V 1CH 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
W6811 制造商:WINBOND 制造商全稱:Winbond 功能描述:SINGLE-CHANNEL VOICEBAND CODEC
W6811_05 制造商:WINBOND 制造商全稱:Winbond 功能描述:SINGLE-CHANNEL VOICEBAND CODEC
W6811DK 功能描述:KIT DEVELOPMENT FOR W6811 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*