參數(shù)資料
型號(hào)： W3HG264M72EER534AD7MG
廠商： MICROSEMI CORP-PMG MICROELECTRONICS
元件分類： DRAM
英文描述： 128M X 72 DDR DRAM MODULE, 0.5 ns, DMA244
封裝： ROHS COMPLIANT, MINIDIMM-244
文件頁(yè)數(shù)： 11/14頁(yè)
文件大?。?/td> 211K
代理商： W3HG264M72EER534AD7MG
W3HG264M72EER-AD7
December 2005
Rev. 0
ADVANCED
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only; TA = 0°C, VCC = 1.9V
Symbol Parameter
Condition
806
667
534
403
Unit
ICCO*
Operating one bank
active-precharge;
tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
1,525
1,615
1,795
mA
ICC1*
Operating one
bank active-read-
precharge;
IOUT = OmA; BL = 4; CL = CL(ICC); tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS
MIN(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are SWITCHING; Data bus inputs are SWITCHING; Data
pattern is sames as ICC4W.
TBD
1,615
1,750
1,930
mA
ICC2P**
Precharge power-
down current;
All banks idle; tCK = tCK(I
CC); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
TBD
490
mA
ICC2Q**
Precharge quite
standby current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are FLOATING
TBD
1,030
1,120
1,300
mA
ICC2N**
Precharge standby
current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are SWITCHING
TBD
1,120
1,210
1,390
mA
ICC3P**
Active power-down
current;
All banks open; tCK = tCK(I
CC), CKE is LOW;
Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
Fast PDN Exit
MRS(12) = 0
TBD
1,030
1,165
1,300
mA
Slow PDN Exit
MRS(12) = 1
TBD
895
985
1,075
mA
ICC3N**
Active standby
current;
All banks open; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE
is HIGH, CS# is HIGH between valid commands; Other control and
address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,210
1,390
1,570
mA
ICC4W*
Operating burst
write current;
All banks open; Continuous burst writes; BL = 4; CL = CL(ICC); AL =
0; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
1,840
2,155
2,470
mA
ICC4R*
Operating burst
read current;
All banks open; Continuous burst reads; TOUT = OmA; BL = 4; CL =
CL(ICC); AL = 0; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as ICC4W.
TBD
1,840
2,200
2,560
mA
ICC5**
Burst auto refresh
current;
tCK = tCK(I
CC); Refresh command at every tRC(ICC) interval; CKE is HIGH;
CS# is HIGH between valid commands; Other control and address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
2,515
2,695
2,875
mA
ICC6**
Self refresh current;
CK and CK# at OV; CKE < 0.2V; Other control
and address bus inputs are FLOATING; Data
bus inputs are FLOATING
Normal
TBD
90
mA
ICC7*
Operating bank
interleave read
curent;
All bank interleaving reads; IOUT = OmA; BL = 4; CL = CL(ICC); AL
= tRCD(I
CC) - 1*tCK(ICC); tCK = tCK(ICC); tRC = tRC(ICC); tRRD = tRRD MIN(ICC)
= 1*tCK(I
CC); CKE is HIGH; CS# is HIGH between valid commands;
Address bus inputs are STABLE during DESELECTs; Data bus inputs
are SWITCHING
TBD
2,875
3,235
3,415
mA
Notes:
ICC specication is based on MICRON components. Other DRAM manufacturers specication may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P ( CKE LOW) mode.
** Value calculated reects all module ranks in this operating condition.
相關(guān)PDF資料
PDF描述
W7NCF256H30CS4AG 16M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF256H30CS8EG 16M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
WED3DG7266V10D1-MG 64M X 72 SYNCHRONOUS DRAM MODULE, ZMA144
WED3DG7266V75D1I-SG 64M X 72 SYNCHRONOUS DRAM MODULE, ZMA144
WED3DG728V7D1G SYNCHRONOUS DRAM MODULE, DMA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3HG264M72EER534AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER665AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER806AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER-AD7 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EERXXXAD7MG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*