- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140357 > W3HG2256M72ACER403D6ISG (WHITE ELECTRONIC DESIGNS CORP) 512M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | W3HG2256M72ACER403D6ISG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 512M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 0K |
| 代理商： | W3HG2256M72ACER403D6ISG |
WV3HG2256M72AER-D6
ADVANCED
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
October 2006
Rev. 2
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION
VCC = +1.8V ± 0.1V
AC Characteristics
806
665
534
403
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Clock
Clock cycle time
CL = 6
tCK (6)
TBD
ps
CL = 5
tCK (5)
TBD
3,000
8,000
ps
CL = 4
tCK (4)
TBD
3,750
8,000
3,750
8,000
5,000
8,000
ps
CL = 3
tCK (3)
TBD
5,000
8,000
5,000
8,000
5,000
8,000
ps
CK high-level width
tCH
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
Half clock period
tHP
TBD
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
ps
Clock jitter
tJIT
TBD
-
125
-
125
-
125
ps
Data
DQ output access time from CK/CK#
tAC
TBD
-450
+450
-500
+500
-600
+600
ps
Data-out high-impedance window from CK/CK#
tHZ
TBD
tAC
(MAX)
tAC
(MAX)
tAC
(MAX)
ps
Data-out low-impedance window from CK/CK#
tLZ
TBD
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
ps
DQ and DM input setup time relative to DQS
tDS
TBD
100
150
tCK
DQ and DM input hold time relative to DQS
tDH
TBD
175
225
275
ps
DQ - DQS hold, DQS to rst DQ to go nonvalid,
per access relative to DQS
tDIPW
TBD
0.35
ps
Data hold skew factor
tQHS
TBD
340
400
450
DQ–DQS hold, DQS to rst DQ to go nonvalid,
per access
tQH
TBD
tHP-
tQHS
tHP-
tQHS
tHP-
tQHS
Data valid output window (DVW)
tDVW
TBD
tQH-
tDQSQ
tQH-
tDQSQ
tQH-
tDQSQ
Data
Strobe
DQS input high pulse width
tDQSH
TBD
0.35
tCK
DQS input low pulse width
tDQSL
TBD
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
TBD
-400
+400
-450
+450
-500
+500
ps
DQS falling edge to CK rising– setup time
tDSS
TBD
0.2
tCK
DQS falling edge from CK rising – hold time
tDSH
TBD
0.2
tCK
DQS - DQ skew, DQS to last DQ valid, per group,
per access
tDQSQ
TBD
240
300
350
ps
DQS read preamble
tRPRE
TBD
0.9
1.1
0.9
1.1
0.9
1.1
tCK
Note:
AC specication is based on
SAMSUNG components. Other DRAM manufactures specication may be different.
Continued on next page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS512K8-100CM | 512K X 8 STANDARD SRAM, 100 ns, CDIP32 |
| WMS128K8C-35FECEA | 128K X 8 STANDARD SRAM, 35 ns, CDFP32 |
| WMS128K8L-55DEME | 128K X 8 STANDARD SRAM, 55 ns, CDSO32 |
| WF2M32-G4TC | 2M X 32 FLASH 12V PROM, CQFP68 |
| WMS512K8V-17FEMA | 512K X 8 STANDARD SRAM, 17 ns, CDFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3HG264M72EER403AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG264M72EER534AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG264M72EER665AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG264M72EER806AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG264M72EER-AD7 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。