- 您現在的位置：買賣IC網 > PDF目錄68457 > W3HG2128M72ACER534AD6IMG (MICROSEMI CORP-PMG MICROELECTRONICS) 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 PDF資料下載
參數資料
| 型號： | W3HG2128M72ACER534AD6IMG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁數： | 10/13頁 |
| 文件大?。?/td> | 305K |
| 代理商： | W3HG2128M72ACER534AD6IMG |
W3HG2128M72ACER-xAD6
PRELIMINARY
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
May 2007
Rev. 9
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION
0°C ≤ TCASE < +85°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
AC CHARACTERISTICS
806
667
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
Notes
Clock
Clock cycle time
CL = 6
tCK (6)
TBD
ps
16, 24
CL = 5
tCK (5)
TBD
3,000
8,000
ps
16, 24
CL = 4
tCK (4)
TBD
3,750
8,000
3,750
8,000
5,000
8,000
ps
16, 24
CL = 3
tCK (3)
TBD
5,000
8,000
5,000
8,000
5,000
8,000
ps
16, 24
CK high-level width
tCH
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
18
CK low-level width
tCL
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
18
Half clock period
tHP
TBD
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
MIN
(tCH,
tCL)
ps
19
Data
DQ output access time from CK/CK#
tAC
TBD
-450
+450
-500
+500
-600
+600
ps
Data-out high-impedance window from
CK/CK#
tHZ
TBD
tAC
(MAX)
tAC
MAX
tAC
MAX
ps
8, 9
Data-out low-impedance window from CK/CK#
tLZ
TBD
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
tAC
(MIN)
tAC
(MAX)
ps
8, 10
DQ and DM input setup time relative to DQS
tDSa
TBD
300
350
400
ps
7, 15,
21
DQ and DM input hold time relative to DQS
tDHa
TBD
300
350
400
ps
7, 15,
21
DQ and DM input setup time relative to DQS
tDSb
TBD
100
150
tCK
7, 15,
21
DQ and DM input hold time relative to DQS
tQHb
TBD
175
225
275
ps
7, 15,
21
DQ…DQS hold, DQS to rst DQ to go
nonvalid, per access relative to DQS
tDIPW
TBD
0.35
ps
Data hold skew factor
tQHS
TBD
340
400
450
DQ–DQS hold, DQS to rst DQ to go nonvalid,
per access
tQH
TBD
tHP-
tQHS
tHP-
tQHS
tHP-
tQHS
15, 17
Data valid output window (DVW)
tDVW
TBD
tQH-
tDQSQ
tQH-
tDQSQ
tQH-
tDQSQ
15, 17
Data
Strobe
DQS input high pulse width
tDQSH
TBD
0.35
tCK
DQS input low pulse width
tDQSL
TBD
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
TBD
-400
+400
-450
+450
-500
+500
ps
DQS falling edge to CK rising– setup time
tDSS
TBD
0.2
tCK
DQS falling edge from CK rising – hold time
tDSH
TBD
0.2
tCK
DQS–DQ skew, DQS to last DQ valid, per
group, per access
tDQSQ
TBD
240
300
350
ps
15, 17
DQS read preamble
tRPRE
TBD
0.9
1.1
0.9
1.1
0.9
1.1
tCK
35
NOTE:
AC specication is based on
MICRON components. Other DRAM manufactures specication may be different.
相關PDF資料 |
PDF描述 |
|---|---|
| W3HG2128M72ACER806AD6IMG | 256M X 72 DDR DRAM MODULE, DMA240 |
| W3HG2128M72ACER806AD6SG | 256M X 72 DDR DRAM MODULE, DMA240 |
| W3HG2128M72ACER665AD6SG | 256M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| W3HG2128M72ACER534AD6SG | 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| W3HG2128M72AEF665F1MBG | 256M X 72 DDR DRAM MODULE, DMA240 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3HG2128M72ACER534AD6XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER665AD6XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER806AD6XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER-AD6 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACERXXXAD6MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
發(fā)布緊急采購，3分鐘左右您將得到回復。