參數(shù)資料
型號(hào)： W3H128M64E2-400SBC
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類： DRAM
英文描述： DDR DRAM, PBGA208
封裝： 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208
文件頁(yè)數(shù)： 4/31頁(yè)
文件大?。?/td> 989K
代理商： W3H128M64E2-400SBC
W3H128M64E-XSBX
12
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
October 2008
Rev. 1
ADVANCED
White Electronic Designs Corp. reserves the right to change products or specications without notice.
EXTENDED MODE REGISTER (EMR)
The extended mode register controls functions beyond
those controlled by the mode register; these additional
functions are DLL enable/disable, output drive strength,
on die termination (ODT) (RTT), posted AL, off-chip driver
impedance calibration (OCD), DQS# enable/disable,
RDQS/RDQS# enable/disable, and output disable/enable.
These functions are controlled via the bits shown in
Figure 7. The EMR is programmed via the LOAD MODE
(LM) command and will retain the stored information
until it is programmed again or the device loses power.
Reprogramming the EMR will not alter the contents of the
memory array, provided it is performed correctly.
The EMR must be loaded when all banks are idle and
no bursts are in progress, and the controller must wait
the specied time tMRD before initiating any subsequent
operation. Violating either of these requirements could
result in unspecied operation.
FIGURE 7 – EXTENDED MODE REGISTER DEFINITION
DLL
Posted CAS#
out
A9
A7 A6 A5 A4 A3
A8
A2
A1 A0
Extended Mode
Register (Ex)
Address Bus
97
6
5
4
3
82
1
0
A10
A12
A11
BA0
BA1
10
11
12
13
0
14
Poste d CA S# A dditive Laten cy (AL)
0
1
2
3
4
Reserved
E3
0
1
0
1
0
1
0
1
E4
0
1
0
1
E5
0
1
0
1
DLL Ena ble
Enable (Normal)
Disable (Test/Debug)
E0
15
0
1
RDQ S Ena ble
No
Yes
E11
OCD Program
A13
A14
ODS
RTT
DQS#
0
1
DQ S# Ena ble
Enable
Disable
E10
RDQS
Rtt (nominal)
RTT disabled
75
Ω
150
Ω
50
Ω
E2
0
1
0
1
E6
0
1
0
1
Outputs
Enabled
Disabled
E12
0
1
0
1
Mo de Regi ster Set
Mode register set (MRS)
Extended mode register (EMRS)
Extended mode register (EMRS2)
Extended mode register (EMRS3)
E16
0
0
1
E15
MRS
OCD Operation
OCD not supported 1
Reserved
OCD default state
1
E7
0
1
0
1
E8
0
1
0
1
E9
0
1
0
1
Output Drive Strength
E1
Full strength (18
Ω target)
Reduced strength (40
Ω target)
RTT
E17
0
0
BA2
16
17
Note: 1. During initialization, all three bits must be set to "1" for OCD default state,
then must be set to "0" before initialization is nished, as detailed in the
initialization procedure.
2.. E14 (A14) is not used on this device.
相關(guān)PDF資料
PDF描述
W3EG6437S403D4S 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200
W3EG7232S202BD4IS 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
W3EG7232S335BD4M 32M X 72 DDR DRAM MODULE, 0.7 ns, DMA200
W3EG7262S262JD3S 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
W3EG7262S265JD3M 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3H128M64E-400SBI 制造商:Microsemi Corporation 功能描述:128M X 64 DDR2, 1.8V, 400MHZ, 208PBGA COMMERICAL TEMP. - Bulk
W3H128M72E-400SBC 制造商:Microsemi Corporation 功能描述:128M X 72 DDR2, 1.8V, 400MHZ, 208PBGA COMMERICAL TEMP. - Bulk
W3H128M72E-400SBI 制造商:Microsemi Corporation 功能描述:128M X 72 DDR2, 1.8V, 400MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H128M72E-400SBM 制造商:Microsemi Corporation 功能描述:128M X 72 DDR2, 1.8V, 400MHZ, 208PBGA MIL-TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H128M72E-533NBI 制造商:Microsemi Corporation 功能描述:128M X 72 DDR2, 1.8V, 533MHZ, 208PBGA IND TEMP. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*