- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245696 > W3EG7265S265JD3M (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | W3EG7265S265JD3M |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, 0.75 ns, DMA184 |
| 封裝： | ROHS COMPLIANT, DIMM-184 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 195K |
| 代理商： | W3EG7265S265JD3M |
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
W3EG7265S-JD3
January 2005
Rev. 3
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C
≤ TA ≤ 70°C, VCC = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR266@CL=2.0
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
2025
1980
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
2340
2295
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
72
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
810
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-Down
mode; tCK (MIN); CKE=(low)
450
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
900
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
2250
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
2115
rnA
Auto Refresh
Current
IDD5
tRC = tRC (MIN)
3015
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
72
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
4050
mA
相關PDF資料 |
PDF描述 |
|---|---|
| WED7F240IDE33ADC25 | 15M X 16 FLASH 3.3V PROM, DMA144 |
| W3E64M16S-266NBI | 64M X 16 DDR DRAM, 0.75 ns, PBGA60 |
| WE32K32-80G2UIA | 32K X 32 EEPROM 5V MODULE, 80 ns, CQFP68 |
| WF2M16-90DLI5A | 2M X 16 FLASH 5V PROM MODULE, 90 ns, CDSO44 |
| WMS128K8-17CLMA | 128K X 8 STANDARD SRAM, 17 ns, CQCC32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG7265S-JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx72 DDR SDRAM REGISTERED, w/PLL |
| W3EG7266S202AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S202AD4I | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S202BD4I | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG7266S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。