參數(shù)資料
型號(hào): W3EG7263S335AJD3
廠商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分類(lèi): DRAM
英文描述: 64M X 72 DDR DRAM MODULE, 0.7 ns, DMA184
封裝: DIMM-184
文件頁(yè)數(shù): 10/13頁(yè)
文件大?。?/td> 317K
代理商: W3EG7263S335AJD3
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3EG7263S-D3
-JD3
-AJD3
April 2004
Rev. # 2
PRELIMINARY
IDD1 : OPERATING CURRENT: ONE BANK
1. Typical Case: VCC = 2.5V, T = 25°C
2. Worst Case: VCC = 2.7V, T = 10°C
3. Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge are
changing once per clock cycle. lOUT = 0mA
4. Timing patterns
DDR200 (100MHz, CL = 2) : tCK = 10ns, CL2, BL =
4, tRCD = 2*tCK, tRAg = 5*tCK
Read: A0 N R0 N N P0 N A0 N - repeat the same
timing with random address changing; 50% of data
changing at every burst
DDR266 (133MHz, CL = 2.5) : tCK = 7.5ns, CL = 2.5,
BL = 4, tRCD = 3*tCK, tRC = 9*tCK, tRAg = 5*tCK
Read: A0 N N R0 N P0 N N N A0 N - repeat the
same timing with random address changing; 50% of
data changing at every burst
DDR266 (133MHz, CL = 2) : tCK = 7.5ns, CL = 2, BL
= 4, tRCD = 3*tCK, tRC = 9*tCK, tRAg = 5*tCK
Read: A0 N N R0 N P0 N N N A0 N - repeat the
same timing with random address changing; 50% of
data changing at every burst
DDR333 (166MHz, CL = 2.5) : tCK = 6ns, BL = 4,
tRCD = 10*tCK, tRAg = 7*tCK
Read: A0 N N R0 N P0 N N N A0 N — repeat the
same timing with random address changing; 50% of
data changing at every burst
IDD7A: OPERATING CURRENT: FOUR BANKS
1. Typical Case: VCC = 2.5V, T = 25°C
2. Worst Case: VCC = 2.7V, T = 10°C
3. Four banks are being interleaved with tRC (min), Burst
Mode, Address and Control inputs on NOP edge are
not changing.
lout = 0mA
4. Timing patterns
DDR200 (100MHz, CL = 2) : tCK = 10ns, CL2, BL =
4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
- repeat the same timing with random address
changing; 100% of data changing at every burst
DDR266 (133MHz, CL = 2.5) : tCK = 7.5ns, CL
= 2.5, BL = 4, tRRD = 3*tCK, tRCD = 3*tCK Read with
autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1
R0 - repeat the same timing with random address
changing; 100% of data changing at every burst
DDR266 (133MHz, CL = 2): tCK = 7.5ns, CL2 = 2,
BL = 4, tRRD = 2*tCK, tRCD = 3*tCK
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1
R0 - repeat the same timing with random address
changing; 100% of data changing at every burst
DDR333 (166MHz, CL = 2.5) : tCK = 6ns, BL = 4,
tRRD = 3*tCK, tRCD = 3*tCK, Read with autoprecharge
Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1
R0 - repeat the same timing with random address
changing; 100% of data changing at every burst
Legend: A = Activate, R = Read, W = Write, P =
Precharge, N = NOP
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相關(guān)PDF資料
PDF描述
W7NCF01GH11IS6EG 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF512H10CSA2EM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10CSA2JM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10CSA7AM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF512H10IS2FM1G FLASH 3.3V PROM MODULE, XMA50
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3EG7263S335D3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S335JD3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-AJD3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-JD3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL