- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68453 > W3EG6466S265BD4SG (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG6466S265BD4SG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| 封裝： | ROHS COMPLIANT, SO-DIMM-200 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 210K |
| 代理商： | W3EG6466S265BD4SG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3EG6466S-AD4
-BD4
January 2005
Rev. 2
White Electronic Designs Corp. reserves the right to change products or specications without notice.
PRELIMINARY*
512MB – 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL
DESCRIPTION
The W3EG6466S is a 2x32Mx64 Double Data Rate
SDRAM memory module based on 512Mb DDR SDRAM
components. The module consists of sixteen 32Mx8
components as eight 64Mx8 stacked DDR SDRAMs
in 66 pin TSOP packages mounted on a 200 pin FR4
substrate.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible on
both edges and Burst Lengths allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
* This product is under development, is not qualied or characterized and is subject to
change without notice.
FEATURES
DDR200, DDR266 and DDR333
JEDEC design specications
Double-data-rate architecture
Bi-directional data strobes (DQS)
Differential clock inputs (CK & CK#)
Programmable Read Latency 2,2.5 (clock)
Programmable Burst Length (2,4,8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input
Auto and self refresh
Serial presence detect
Dual Rank
Power supply: 2.5V ± 0.20V
JEDEC standard 200 pin SO-DIMM package
Package height options:
AD4: 35.5mm (1.38")
BD4: 31.75mm (1.25")
NOTE: Consult factory for availability of:
RoHS compliant products
Vendor source control options
Industrial temperature option
OPERATING FREQUENCIES
DDR333 @CL=2.5
DDR266 @CL=2
DDR266 @CL=2.5
DDR200 @CL=2
Clock Speed
166MHz
133MHz
100MHz
CL-tRCD-tRP
2.5-3-3
2-2-2
2.5-3-3
2-2-2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG6466S202BD4M | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG6466S202BD4M | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG6466S262AD4S | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG6466S265AD4S | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG6467S262D4 | DDR DRAM MODULE, DMA200 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG6466S335AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| W3EG6466S335BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| W3EG6466S-AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| W3EG6466S-BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| W3EG6467S202D4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。