- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245707 > W3EG6437S403D4S (WHITE ELECTRONIC DESIGNS CORP) 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG6437S403D4S |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 |
| 封裝： | SO-DIMM-200 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 300K |
| 代理商： | W3EG6437S403D4S |
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
May 2005
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
PRELIMINARY*
W3EG6437S-D4
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS
DDR400: VCC = VCCQ = +2.6V ± 0.1V
AC CHARACTERISTICS
403
335
262
265/202
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNITS NOTES
Access window of DQs from CK/CK#
tAC
-0.7
+0.7
-0.7
+0.7
-0.75
+0.75
-0.75
0.75
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
25
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
25
Clock cycle time
CL = 3
tCK (3)
5
7.5
6
13
7.5
13
7.5
13
ns
39, 44
CL = 2.5
tCK (2.5)
6
13
7.5
13
7.5
13
7.5
13
ns
39, 44
CL = 2
tCK (2)
7.5
13
ns
38, 43
DQ and DM input hold time relative to DQS
tDH
0.4
0.45
0.5
0.6
ns
22, 26
DQ and DM input setup time relative to DQS
tDS
0.4
0.45
0.5
0.6
ns
22, 26
DQ and DM input pulse width (for each input)
tDIPW
1.75
2
ns
26
Access window of DQS from CK/CK#
tDQSCK
-0.6
+0.6
-0.60
+0.60
-0.75
+0.75
-0.8
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid, per group, per
access
tDQSQ
0.40
0.45
0.5
ns
22
Write command to rst DQS latching transition
tDQSS
0.72
1.28
0.75
1.25
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.2
tCK
Half clock period
tHP
tCH,tCL
ns
29
Data-out high-impedance window from CK/CK#
tHZ
+0.70
+0.75
ns
16, 36
Data-out low-impedance window from CK/CK#
tLZ
-0.70
-0.75
ns
16, 36
Address and control input hold time (1 V/ns)
tIHF
0.6
0.75
0.90
1.1
ns
12
Address and control input setup time (1 V/ns)
tISF
0.6
0.75
0.90
ns
12
Address and control input hold time (0.5 V/ns)
tIHS
0.6
0.80
1
ns
12
Address and control input setup time (0.5 V/ns)
tISS
0.6
0.80
1
ns
12
Address and Control input pulse width (for each input)
tIPW
2.20
2.2
ns
LOAD MODE REGISTER command cycle time
tMRD
2
121515
ns
DQ-DQS hold, DQS to rst DQ to go non-valid, per
access
tQH
tHP - tQHS
ns
22
Data hold skew factor
tQHS
0.50
0.60
0.75
ns
ACTIVE to PRECHARGE command
tRAS
40
70,000
42
70,000
40
120,000
40
120,000
ns
30
ACTIVE to READ with Auto precharge command
tRAP
15
20
ns
ACTIVE to ACTIVE/AUTO REFRESH command
period
tRC
55
60
65
ns
AUTO REFRESH command period
tRFC
70
72
75
72
ns
42
ACTIVE to READ or WRITE delay
tRCD
15
20
ns
PRECHARGE command period
tRP
15
20
ns
DQS read preamble
tRPRE
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
tCK
37
DQS read postamble
tRPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
tCK
37
ACTIVE bank a to ACTIVE bank b command
tRRD
10
12
15
ns
DQS write preamble
tWPRE
0.25
tCK
DQS write preamble setup time
tWPRES
0000
ns
17, 19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG7232S202BD4M | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3H128M64E2-400SBC | DDR DRAM, PBGA208 |
| W3EG6437S403D4S | 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 |
| W3EG7232S202BD4IS | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG7232S335BD4M | 32M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG6462S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
| W3EG6462S202JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
| W3EG6462S262D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
| W3EG6462S262JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
| W3EG6462S263D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。