- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140344 > W3EG64129S262D3 (WHITE ELECTRONIC DESIGNS CORP) 128M X 64 DDR DRAM MODULE, DMA184 PDF資料下載
參數(shù)資料
| 型號： | W3EG64129S262D3 |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 64 DDR DRAM MODULE, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 122K |
| 代理商： | W3EG64129S262D3 |
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3EG64129S-D3
June 2004
Rev. 0
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
Recommended operating conditions, 0°C TA 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol Conditions
DDR266@CL=2
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
2840
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge Burst = 2; tRC=tRC (MIN);
tCK=tCK (MIN); lOUT = 0mA; Address
and control inputs changing once per
clock cycle.
3040
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down
mode; tCK=tCK (MIN); CKE=(low)
95
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK (MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. VIN = VREF for
DQ, DQS and DM.
800
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-
Down mode; tCK (MIN); CKE=(low)
800
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device
bank; Active-Precharge; tRC=tRAS
(MAX); tCK=tCK (MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
1520
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; TCK= TCK (MIN); lOUT
= 0mA.
3520
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK (MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
4000
rnA
Auto Refresh
Current
IDD5
tRC = tRC (MIN)
4960
mA
Self Refresh Current
IDD6
CKE 0.2V
80
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK (MIN); Address and
control inputs change only during
Active Read or Write commands.
7680
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WV3DG72256V75AD2SG | 256M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| W3DG7268V75AD1 | 64M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, ZMA144 |
| WV3HG2128M64EEU665D6SG | 256M X 64 DDR DRAM MODULE, 0.45 ns, DMA240 |
| WS128K32N-25HSME | 512K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CHIP66 |
| WMF128K8-60FESMD5 | 128K X 8 FLASH 5V PROM, 60 ns, CDFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG64129S265D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1G- 128Mx64 DDR SDRAM UNBUFFERED |
| W3EG64129S-D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1G- 128Mx64 DDR SDRAM UNBUFFERED |
| W3EG6418S-D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED |
| W3EG6418S-JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED |
| W3EG64255MS100JD3GG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。