- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄68452 > W3EG264M72AFSR265D3MG (MICROSEMI CORP-PMG MICROELECTRONICS) 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG264M72AFSR265D3MG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | ROHS COMPLIANT, DIMM-184 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 287K |
| 代理商： | W3EG264M72AFSR265D3MG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
W3EG264M72AFSRxxxD3
November 2004
Rev. 1
ADVANCED*
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
1GB – 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA
DESCRIPTION
The W3EG264M72AFSR is a 2x64Mx72 Double Data Rate
SDRAM memory module based on 256Mb DDR SDRAM
components. The module consists of thirtysix 64Mx4, in
FBGA packages mounted on a 184 pin FR4 substrate.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible on
both edges and Burst Lengths allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
* This product is under development, is not qualied or characterized and is subject to
change or cancellation without notice.
FEATURES
Double-data-rate architecture
DDR200, DDR266 and DDR333:
JEDEC design specications
Phase-lock loop (PLL) clock driver to reduce
loading
Bi-directional data strobes (DQS)
Differential clock inputs (CK & CK#)
Programmable Read Latency 2,2.5 (clock)
Programmable Burst Length (2,4,8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input
Auto and self refresh
Serial presence detect
Dual Rank
Power supply: VCC 2.5V ± 0.2V
JEDEC standard 184 pin DIMM package
Package height option:
Low-prole: 30.48mm (1.20")
Consult factory for availability of lead-free
products.
NOTE: Consult factory for availability of:
RoHS compliant products
Vendor source control options
Industrial temperature option
OPERATING FREQUENCIES
DDR333 @CL=2.5
DDR266 @CL=2
DDR266 @CL=2.5
DDR200 @CL=2
Clock Speed
166MHz
133MHz
100MHz
CL-tRCD-tRP
2.5-3-3
2-2-2
2-3-3
2.5-3-3
2-2-2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG64128S262JD3MG | 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG64128S403D3S | 128M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 |
| W3EG64128S263JD3S | 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG64128S202D3M | 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG64128S262JD3SG | 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG264M72AFSR265D3XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA |
| W3EG264M72AFSR335D3XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA |
| W3EG264M72AFSRXXXD3 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL, FBGA |
| W3EG264M72EFSU262D4 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM, UNBUFFERED, FBGA |
| W3EG264M72EFSU265D4 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM, UNBUFFERED, FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。