參數(shù)資料
型號(hào): W3E32M72S-266BC
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 32M X 72 DDR DRAM, 0.75 ns, PBGA219
封裝: 32 X 25 MM, PLASTIC, BGA-219
文件頁數(shù): 18/19頁
文件大小: 739K
代理商: W3E32M72S-266BC
W3E32M72S-XBX
8
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
March 2006
Rev. 2
White Electronic Designs Corp. reserves the right to change products or specications without notice.
COMMAND
READ
NOP
CL = 2.5
DON'T CARE
TRANSITIONING DATA
DQ
DQS
T0
T1
T2
T2n
T3
T3n
COMMAND
READ
NOP
CL = 2
DQ
DQS
CLK
CLK#
T0
T1
T2
T2n
T3
T3n
Burst Length = 4 in the cases shown
Shown with nominal tAC and nominal tDSDQ
DATA
CLK
CLK#
FIGURE 4 – CAS LATENCY
FIGURE 5 – EXTENDED MODE REGISTER
DEFINITION
DLL
Enable
Disable
A9
A7
A6
A5
A4
A3
A8
A2
A1
A0
Extended Mode
Register (Ex)
Address Bus
Operating Mode
A10
A11
11
01
BA0
BA1
E0
0
1
Drive Strength
Normal
Reduced
E1
0
1
Operating Mode
Reserved
E1, E0
Valid
-
E12
0
-
E10
0
-
E9
0
-
E8
0
-
E7
0
-
E6
0
-
E5
0
-
E4
0
-
E3
0
-
A12
E11
0
-
1. E14 and E13 must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register)
2. The QFC# function is not supported.
E2
0
-
14 13 12 11 10
9
8
76543210
DLL
DS
must be activated prior to any READ or WRITE commands
being issued to that bank. A PRECHARGE command will
be treated as a NOP if there is no open row in that bank
(idle state), or if the previously open row is already in the
process of precharging.
AUTO PRECHARGE
AUTO PRECHARGE is a feature which performs the
same individual-bank PRECHARGE function described
above, but without requiring an explicit command. This is
accomplished by using A10 to enable AUTO PRECHARGE
in conjunction with a specic READ or WRITE command.
A precharge of the bank/row that is addressed with the
READ or WRITE command is automatically performed
upon completion of the READ or WRITE burst. AUTO
PRECHARGE is nonpersistent in that it is either enabled
or disabled for each individual READ or WRITE command.
The device supports concurrent auto precharge if the
command to the other bank does not interrupt the data
transfer to the current bank.
AUTO PRECHARGE ensures that the precharge is
initiated at the earliest valid stage within a burst. This
“earliest valid stage” is determined as if an explicit
precharge command was issued at the earliest possible
time, without violating tRAS (MIN).The user must not issue
another command to the same bank until the precharge
time (tRP) is completed.
BURST TERMINATE
The BURST TERMINATE command is used to truncate
READ bursts (with auto precharge disabled). The most
recently registered READ command prior to the BURST
TERMINATE command will be truncated. The open page
which the READ burst was terminated from remains
open.
AUTO REFRESH
AUTO REFRESH is used during normal operation of the
DDR SDRAM and is analogous to CAS-BEFORE-RAS
(CBR) REFRESH in conventional DRAMs. This command
is nonpersistent, so it must be issued each time a refresh
is required. All banks must be idle before an AUTO
REFRESH command is issued.
The addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care”
相關(guān)PDF資料
PDF描述
W3HG128M72AEF665F1MCG DDR DRAM MODULE, DMA240
WS128K32-100G4QE 512K X 8 MULTI DEVICE SRAM MODULE, 100 ns, CQFP68
WS128K32N-70HME 512K X 8 MULTI DEVICE SRAM MODULE, 70 ns, CHIP66
WPS512K32-15PJI 2M X 8 MULTI DEVICE SRAM MODULE, 15 ns, PQMA68
WMD4M4V-80F2M 4M X 4 FAST PAGE DRAM, 80 ns, CDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3E32M72S-266BI 制造商:Microsemi Corporation 功能描述:32M X 72 DDR, 2.5V, 266 MHZ, 219 PBGA, INDUSTRIAL TEMP. - Bulk
W3E32M72S-266BM 制造商:Microsemi Corporation 功能描述:32M X 72 DDR, 2.5V, 266 MHZ, 219 PBGA, MIL-TEMP. - Bulk
W3E32M72S-266SBC 制造商:Microsemi Corporation 功能描述:32M X 72 DDR, 2.5V, 266 MHZ, 208 PBGA, COMMERCIAL TEMP. - Bulk
W3E32M72S-266SBI 制造商:White Electronic Designs 功能描述:32M X 72 DDR, 2.5V, 266 MHZ, 208 PBGA, IND TEMP CUSTOM - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3E32M72S-266SBM 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:32Mx72 DDR SDRAM