- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245706 > W3E232M16S-200STIG (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 16 DDR DRAM, 0.7 ns, PDSO66 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3E232M16S-200STIG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| 封裝： | 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 |
| 文件頁數(shù)： | 1/22頁 |
| 文件大?。?/td> | 0K |
| 代理商： | W3E232M16S-200STIG |
W3E232M16S-XSTX
1
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
December 2005
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
PRELIMINARY*
2x32Mx16bit DDR SDRAM
FEATURES
Double-data-rate architecture; two data transfers
per clock cycle
Data rate = 200, 266, 333, 400 Mbs
Package:
66pin TSOP II package
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs(CK and CK#)
DLL aligns DQ and DQS transition with CK
MRS cycle with address key programs
Read latency : 2, 2.5 , 3 (Clock)
Burst length (2, 4, or 8)
Burst type (sequential & interleave)
Auto & Self refresh Modes
RoHS Compliant
Commands entered on each positive CK edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (one per byte)
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
Four internal banks for concurrent operation
Data mask (DM) pins for masking write data
(one per byte)
Programmable IOL/IOH option
Auto precharge option
Auto Refresh and Self Refresh Modes
Commercial, and Industrial Temperature Ranges
Organized as 2X32M x 16
* This product is under development, is not qualied +and is subject to change
without notice.
OPERATING FREQUENCIES
DDR400
DDR333
DDR266
DDR200
Speed @CL2
—
133MHz
100MHz
Speed @CL2.5
166MHz
133MHz
Speed @CL3
200MHz
—
* CL = CAS Latency
32Mx16
CK, CK#, CAS, LDM, UDM
RAS#, WE#, UDQS, LDQS
CS0#, CKE0
CS1#, CKE1
I/O0 ~ I/O15
A0-A12, BA0, BA1
32Mx16
FUNCTIONAL BLOCK DIAGRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3E232M16S-400STI | 64M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| W3EG6418S263D3 | 16M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG6432S262JD3 | 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG6432S335D3 | 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 |
| W3HG256M72AER403AD6MG | 256M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3E232M16S-250STC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x32Mx16bit DDR SDRAM |
| W3E232M16S-250STCG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x32Mx16bit DDR SDRAM |
| W3E232M16S-250STI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x32Mx16bit DDR SDRAM |
| W3E232M16S-250STIG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x32Mx16bit DDR SDRAM |
| W3E232M16S-266STC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x32Mx16bit DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。