參數(shù)資料
型號(hào): VNC2-48L1B-REEL
廠商: FTDI, Future Technology Devices International Ltd
文件頁(yè)數(shù): 46/88頁(yè)
文件大?。?/td> 0K
描述: IC USB HOST/DEVICE CTRL 48-LQFP
應(yīng)用說(shuō)明: Vinculum-II IO Cell Description AppNote
Vinculum-II Debug Interface Description AppNote
Vinculum-II IO Mux Explained AppNote
Vinculum-II PWM Example AppNote
Migrating Vinculum Designs AppNote
特色產(chǎn)品: Vinculum VNC2
標(biāo)準(zhǔn)包裝: 1
系列: Vinculum-II
控制器類(lèi)型: USB 2.0 控制器
接口: USB,主機(jī)/設(shè)備配置,UART,SPI,PWM,閃存 256K,DMA 4CH
電源電壓: 1.62 V ~ 1.98 V
電流 - 電源: 25mA
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面: 634 (CN2011-ZH PDF)
其它名稱(chēng): 768-1049-6
50
Copyright 2009-2011 Future Technology Devices International Limited
Datasheet
Vinculum-II Embedded Dual USB Host Controller IC
Version 1.5
Document No.: FT_000138 Clearance No.: FTDI# 143
The VNC2 SPI interface uses 4 signal lines: SCLK, SS, MOSI and MISO. The signals MOSI, MISO and SS
are always clocked on the rising edge of the SCLK signal.
SS signal must be raised high for the duration of the entire transaction. For data transactions, the SS
must be released for at least one clock cycle after a transaction has completed. It is not necessary to
release SS between Status Read operations.
The Start state of MOSI and SS high on the rising edge of SCLK initiates the transfer. The transfer
finishes after 13 clock cycles, and the next transfer starts when MOSI is high during the rising edge of
CLK.
The following Figure 6.16 and
Table 6.9 give details of the bus timing requirements.
Figure 6.16 SPI Slave Mode Timing
Table 6.9 SPI Slave Data Timing
6.3.6.2 SPI Master Data Read Transaction in VNC1L legacy mode
The SPI master must periodically poll for new data in VNC2 Transmit Buffer. It is recommended that this
is done first before sending any command.
The Start and Setup sequence is sent to VNC2 by the SPI master, see Figure 6.17.
The VNC2 clocks out data from its Transmit Buffer on subsequent rising edge clock cycles provided by the
SPI master. This is followed by a status bit generated by VNC2. The Data Read status bit is defined in
If the status bit indicates New Data then the byte received is valid. If it indicates Old Data then the
Transmit Buffer in VNC2 is empty and the byte of data received in the current transaction should be
disregarded.
Time
Description
Minimum
Typical
Maximum
Unit
T1
SCLK period
79.37
83.33
ns
T2
SCLK high period
39.68
41.67
39.68
ns
T3
SCLK low period
39.68
41.67
39.68
ns
T4
SCLK driving edge to
MISO/MOSI
0.5
14
ns
T5
MISO/SS setup time to sample
SCLK edge
3
ns
T6
MISO/SS hold time from sample
SCLK edge
3
ns
相關(guān)PDF資料
PDF描述
V72A48C400BL3 CONVERTER MOD DC/DC 48V 400W
V72A48C400B3 CONVERTER MOD DC/DC 48V 400W
VNC2-48Q1B-REEL IC USB HOST/DEVICE CTRL 48-QFN
V72A48C400B2 CONVERTER MOD DC/DC 48V 400W
081-120 CONN RCPT MINI-UHF BULKHEAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VNC2-48L1B-TRAY 功能描述:USB 接口集成電路 Vinculum-II Dual Host/Dev IC LQFP-48 RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
VNC2-48L1C-REEL
VNC2-48L1C-TRAY 功能描述:IC USB HOST/DEVICE CTRL 48-LQFP 制造商:ftdi, future technology devices international ltd 系列:Vinculum-II 包裝:托盤(pán) 零件狀態(tài):在售 協(xié)議:USB 功能:控制器 接口:SPI,UART 標(biāo)準(zhǔn):USB 2.0 電壓 - 電源:1.8V, 3.3V 電流 - 電源:25mA 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP(7x7) 標(biāo)準(zhǔn)包裝:250
VNC2-48Q1A-REEL 功能描述:USB 接口集成電路 Obsolete see VNC2-48Q1B-REEL RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
VNC2-48Q1A-TRAY 功能描述:USB 接口集成電路 Obsolete see VNC2-48Q1B-TRAY RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類(lèi)型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20