- 您現(xiàn)在的位置：買賣IC網 > PDF目錄202174 > V826664G24SAIW-C0 (PROMOS TECHNOLOGIES INC) 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 PDF資料下載
參數資料
| 型號： | V826664G24SAIW-C0 |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| 封裝： | GREEN, DIMM-200 |
| 文件頁數： | 3/14頁 |
| 文件大小： | 178K |
| 代理商： | V826664G24SAIW-C0 |
ProMOS TECHNOLOGIES
V826664G24SA
11
V826664G24SA Rev. 1.3 April 2006
AC Characteristics (cont.)
Notes: 1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock : A0~A11, BA0~BA1, CKE, CS, RAS, CAS, WE.
3. For command/address input slew rate >=1.0V/ns
4. For command/address input slew rate >=0.5V/ns and <1.0V/ns
5. CK, CK slew rates are >=1.0V/ns
6. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed
by design or tester correlation.
7. Data latched at both rising and falling edges of Data Strobes(DQS) : DQ, DM
8. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
Absolute Maximum Ratings
Note: Operation at above absolute maximum rating can adversely affect device reliability
Data-In Setup Time to DQS-In (DQ
& DM)
tDS
0.40
-
0.40
-
0.45
-
0.5
-
0.5
-
ns
7
Data-in Hold Time to DQS-In (DQ
& DM)
tDH
0.40
-
0.40
-
0.45
-
0.5
-
0.5
-
ns
7
DQ & DM Input Pulse Width
tDIPW
1.75
-
1.75
-
1.75
-
1.75
-
1.75
-
ns
Read DQS Preamble Time
tRPRE
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
CLK
Read DQS Postamble Time
tRPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
CLK
Write DQS Preamble Setup Time tWPRES
0
-
0
-
0
-
0
-
0
-
CLK
Write DQS Preamble Hold Time
tWPREH 0.25
-
0.25
-
0.25
-
0.25
-
0.25
-
CLK
Write DQS Postamble Time
tWPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
CLK
Mode Register Set Delay
tMRD
2-
2
-
2-
2
-
2
-
CLK
Power Down Exit Time to any com-
mand
tXPDN
1
-
1
-
1
-
1
-
1
-
CLK
Exit Self Refresh to Non-Read
Command
tXSNR
200
-
200
-
200
-
75
-
75
-
CLK
Exit Self Refresh to Read Com-
mand
tXSRD
200
-
200
-
200
-
200
-
200
-
CLK
8
Average Periodic Refresh Interval
tREFI
-
7.8
-
7.8
-
7.8
-
7.8
-
7.8
us
Parameter
Symbol
Rating
Unit
Ambient Temperature
TA
0 ~ 70
°C
Storage Temperature
TSTG
-55 ~ 125
°C
Voltage on Any Pin relative to VSS
VIN, VOUT
-0.5 ~ 3.6
V
Voltage on VDD relative to VSS
VDD
-0.5 ~ 3.6
V
Voltage on VDDQ relative to VSS
VDDQ
-0.5 ~ 3.6
V
Output Short Circuit Current
IOS
50
mA
Power Dissipation
PD
9.5
W
Soldering Temperature Time
TSOLDER
260 10
°C Sec
Parameter
Sym-
bol
(DDR400A)
D0
(DDR400B)
D3
(DDR333)
C0
(DDR266A)
B1
(DDR266B)
B0
Unit Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料 |
PDF描述 |
|---|---|
| V827432U24SAIW-C0 | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| V827464K24SXTG-C0 | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| V827464N24SCIX-D3 | 64M X 72 DDR DRAM MODULE, 0.65 ns, DMA184 |
| V827464N24SCSL-D3 | 64M X 72 DDR DRAM MODULE, 0.65 ns, DMA184 |
| V85C2256164SAS8 | 16M X 16 DDR DRAM, 0.8 ns, PBGA60 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| V826664K24S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:2.5 VOLT 64M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE |
| V827316K04S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:2.5 VOLT 16M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE |
| V827332K04S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:2.5 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE |
| V827332N04S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:2.5 VOLT 32M x 72 HIGH PERFORMANCE REGISTERED ECC DDR SDRAM MODULE |
| V827332U04S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:2.5 VOLT 32M x 72 HIGH PERFORMANCE REGISTERED ECC DDR SDRAM MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復。