- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359329 > V62C2161024L-100T (Mosel Vitelic, Corp.) Ultra Low Power 64K x 16 CMOS SRAM PDF資料下載
參數(shù)資料
| 型號： | V62C2161024L-100T |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | Ultra Low Power 64K x 16 CMOS SRAM |
| 中文描述： | 超低功耗64K的× 16 CMOS SRAM的 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 88K |
| 代理商： | V62C2161024L-100T |
Memory Array
1024 X 1024
R
I/O Circuit
Pre-Charge Circuit
Column Select
Data
Cont
Data
Cont
Vcc
Vss
A10 A11 A12 A13 A14 A15
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
I/O1 - I/O8
I/O9 - I/O16
WE
OE
BHE
BLE
CE
1
2
3
4
5
12
13
14
15
16
17
18
19
20
10
11
8
9
39
38
37
36
35
34
33
32
31
30
29
28
27
7
6
26
25
24
23
22
21
40
41
42
43
44
A9
A10
A8
A7
OE
A6
A5
A4
A3
A2
A1
A0
CE
WE
A15
A14
A13
A12
I/O8
I/O7
I/O6
I/O5
I/O4
Vcc
I/O3
I/O2
I/O1
Vss
NC
A11
NC
I/O16
I/O15
I/O14
I/O13
Vss
Vcc
I/O12
I/O11
I/O10
I/O9
NC
BHE
BLE
V 62C2161024L(L)
Ultra Low Power
64K x 16 CMOS SRAM
Features
Ultra Low-power consumption
- Active: 35mA I
CC
at 55ns
- Stand-by: 5
μ
A
(CMOS input/output)
1
μ
A
(
CMOS input/output,
L
version)
55/70/85/100 ns access time
Equal access and cycle time
Single +2.2V
to
2.7V Power Supply
Tri-state output
Automatic power-down when deselected
Multiple center power and ground pins for
improved noise immunity
Individual byte controls for both Read and
Write cycles
Available in 44 pin TSOP (II) Package
Functional Description
The V62C2161024L is a Low Power CMOS Static RAM
organized as 65,536 words by 16 bits. Easy memory exp-
ansion is provided by an active LOW (CE) and (OE) pin.
This device has an automatic power-down mode feature
when deselected. Separate Byte Enable controls (BLE
and BHE) allow individual bytes to be accessed. BLE
controls the lower bits I/O1 - I/O8. BHE controls the
upper bits I/O9 - I/O16.
Writing to these devices is performed by taking Chip
Enable (CE) with Write Enable (WE) and Byte Enable
(BLE/BHE) LOW.
Reading from the device is performed by taking Chip
Enable (CE) with Output Enable (OE) and Byte Enable
(BLE/BHE) LOW while Write Enable (WE) is held
HIGH.
TSOP(II)
Logic Block Diagram
1
REV. 1.
1
April
2001 V62C
2
16
1024L(L)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V62C2161024LL-55T | Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024LL-70T | Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024LL-85T | Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024L | Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024L-55T | Ultra Low Power 64K x 16 CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V62C2161024L-55T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024L-70T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024L-85T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024LL-100T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:Ultra Low Power 64K x 16 CMOS SRAM |
| V62C2161024LL-55T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:Ultra Low Power 64K x 16 CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。