- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01808QALF37E (PROMOS TECHNOLOGIES INC) 128M X 8 DDR DRAM, BGA68 PDF資料下載
參數(shù)資料
| 型號： | V59C1G01808QALF37E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, BGA68 |
| 封裝： | ROHS COMPLIANT, FBGA-68 |
| 文件頁數(shù)： | 5/79頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | V59C1G01808QALF37E |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
13
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Address Field
Extended Mode Register(2)
0*1
BA0 A15 *2 ~ A13
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
*1 BA0 , BA1, and BA2 must be programmed to 0 when setting the mode register during initialization.
BA1
1
EMRS(2) Programming:
*1
A12
Address Field
Extended Mode Register(3)
*1 : EMRS(3) is reserved for future use and all bits except BA0, BA1, BA2 must be programmed to 0 when setting
the mode register during initialization.
*2 : A14 and A15 is reserved for future usage.
EMRS(3) Programming: Reserved*1
0 *2
BA2
0
0*1
BA0 A15 *2 ~ A13
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
BA1
1
A12
0 *2
BA2
0
PASR
The PASR bits allows the user to dynamically customize the memory array size to the actual needs. This feature
allows the device to reduce standby current by refreshing only the memory arrays that contain essential
data.The refresh options are full array, one-half array, one-quarter array, three-fourth array, or none of the array.
The mapping of these partitions can start at either the beginning or the end of the address map. Please see
the following table.
PASR
PA SR[ 2]
A CTIVE SECTION
00
0
Full array
0
1
1/2 array (Banks 0,1, 2, 3)
0
1
0
1/4 array (Bank 0, 1)
0
1
1/8 array (Bank 0)
1
0
3/4 array (Banks 2,3,4,5,6,7)
1
0
1
1/2 array (Banks 4, 5, 6, 7)
1
0
1/4 array (Bank 6,7)
1
1/8 array (Bank 7)
PA SR[1]
PASR[ 0]
*2 : A14 and A15 is reserved for future usage.
A7
High Temperature Self Refresh rate enable
0
1
Commercial temperature default
Industrial temperature option:
use if Tc exceeds 86 C
o
*3 : At tOPER 85~95 C, Double refresh rate (tREFI: 3.9us) is required, and to enter self refresh mode
at this temperature range it must be required an EMRS command to change itself refresh rate.
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V59C1G01808QAUF37H | 128M X 8 DDR DRAM, PBGA68 |
| V59C1512804QALP19A | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUF19AI | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUP19AH | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUP5I | 64M X 8 DDR DRAM, PBGA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。