- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄225499 > V54C365804VCT8L (MOSEL-VITELIC) 8M X 8 SYNCHRONOUS DRAM, 7 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | V54C365804VCT8L |
| 廠商： | MOSEL-VITELIC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 8M X 8 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件頁(yè)數(shù)： | 1/54頁(yè) |
| 文件大小： | 453K |
| 代理商： | V54C365804VCT8L |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
MOSEL VITELIC
1
V54C365804VC
HIGH PERFORMANCE 143/133/125 MHz
3.3 VOLT 8M X 8 SYNCHRONOUS DRAM
4 BANKS X 2Mbit X 8
V54C365804VC Rev. 0.6 September 1999
PRELIMINARY
7
75
8PC
8
System Frequency (fCK)
143MHz
133MHz
125 MHz
Clock Cycle Time (tCK3)
7 ns
7.5 ns
8 ns
Clock Access Time (tAC3) CAS Latency = 3
5.4 ns
6 ns
7 ns
Clock Access Time (tAC2) CAS Latency = 2
5.5 ns
6 ns
7 ns
Features
s 4 banks x 2Mbit x 8 organization
s High speed data transfer rates up to 143 MHz
s Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
s Single Pulsed RAS Interface
s Data Mask for Read/Write Control
s Four Banks controlled by BA0 & BA1
s Programmable CAS Latency: 2, 3
s Programmable Wrap Sequence: Sequential
or Interleave
s Programmable Burst Length:
1, 2, 4, 8 and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
s Multiple Burst Read with Single Write Operation
s Automatic and Controlled Precharge Command
s Random Column Address every CLK (1-N Rule)
s Suspend Mode and Power Down Mode
s Auto Refresh and Self Refresh
s Refresh Interval: 4096 cycles/64 ms
s Available in 54 Pin 400 mil TSOP-II
s LVTTL Interface
s Single +3.3 V
±0.3 V Power Supply
Description
The V54C365804VC is a four bank Synchronous
DRAM organized as 4 banks x 2Mbit x 8. The
V54C365804VC achieves high speed data transfer
rates up to 143 MHz by employing a chip architec-
ture that prefetches multiple bits and then synchro-
nizes the output data to a system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
143 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
Package Outline
Access Time (ns)
Power
Temperature
Mark
T
7
75
8PC
8
Std.
L
0
°C to 70°C
Blank
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V55C2256164VGLK-10H | SYNCHRONOUS DRAM, PBGA54 |
| V585ME07 | VCO, 1100 MHz - 2100 MHz |
| V585ME14 | VCO, 1470 MHz - 1875 MHz |
| V58C2128404SBLT6I | 32M X 4 DDR DRAM, 0.7 ns, PDSO66 |
| V58C365164S5 | 4M X 16 DDR DRAM, 0.1 ns, PDSO66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C365804VD | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8 |
| V5-5/RK 4-0.3/0.3/0.3 | 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 5m, PVC, Yellow, U0986-00 |
| V5-5/RK 4-1/1/1 | 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 5m, PVC, Yellow, U-16415 |
| V5509 | 制造商:Assmann Electronics Inc 功能描述:Old Part V5509^ASSMANN |
| V550-A20 | 制造商:Omron Electronic Components LLC 功能描述:Bar Code Reader, Bcr With Standard Optics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。