參數(shù)資料
型號(hào): V54C316162VC-7
廠商: Mosel Vitelic, Corp.
英文描述: 200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
中文描述: 200/183/166/143 MHz的3.3伏和2K刷新超高性能100萬× 16 SDRAM的2組X 512Kbit × 16
文件頁數(shù): 4/21頁
文件大?。?/td> 322K
代理商: V54C316162VC-7
4
V54C316162V Rev.2.9 September 2001
MOSEL VITELIC
V54C316162V
Signal Pin Description
Pin
Name
Input Function
CLK
Clock Input
System clock input. Active on the positive rising edge to sample all inptus
CKE
Clock Enable
Activates the CLK signal when high and deactivates the CLK when low.
CKE low initiates the power down mode, suspend mode, or the self
refresh mode
CS
Chip Select
Disables or enables device operation by masking or enabling all inputs
except CLK, CKE and DQMi
RAS
Row Address Strobe
Latches row addresses on the positive edge of CLK with RAS low.
Enables row access & precharge
CAS
Column Address Strobe
Latches column addresses on the positive edge of CLK with CAS low.
Enables column access
WE
Write Enable
Enables write operation
A
0
-A
10
Address
During a bank activate command, A
0
-A
10
defines the row address.
During a read or write command, A
0
-A
7
defines the column address. In
addition to the column address A
10
is used to invoke auto precharge BA
define the bank to be precharged. A
10
is low, auto precharge is disabled
during a precharge cycle, If A
10
is high, both bank will be precharged ,
if A
10
is low, the BA is used to decide which bank to precharge. If A
10
is
high, all banks will be precharged.
BA
Bank Select
Selects which bank to activate. BA low select bank A and high selects
bank B
I/O
1
-I/O
16
Data Input/Output
Data inputs/output are multiplexed on the same pins
UDQM, LDQM
Data Input/Output Mask
Makes data output Hi-Z. Blocks data input when DQM is active
VDD/VSS
Power Supply/Ground
Power Supply. +3.3V ± 0.3V/ground
VDDQ/VSSQ
Data Output Power/Ground
Provides isolated power/ground to DQs for improved noise immunity
NC
No Connection
相關(guān)PDF資料
PDF描述
V54C316162V MORAY EEL
V54C316162V-5 MORAY EEL
V54C316162V-55 200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
V54C316162V-6 200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
V54C316162V-7 MORAY EEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V54C316162VCT6 制造商:MOSEL 功能描述:SOP
V54C3256 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VAB 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VALT6 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VAT 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4