- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381210 > UT1553B-RTIGPX (Electronic Theatre Controls, Inc.) RTI Remote Terminal Interface PDF資料下載
參數(shù)資料
| 型號： | UT1553B-RTIGPX |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | RTI Remote Terminal Interface |
| 中文描述： | RTI的遠(yuǎn)程終端接口 |
| 文件頁數(shù)： | 11/52頁 |
| 文件大?。?/td> | 1300K |
| 代理商： | UT1553B-RTIGPX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
RTI-11
Perform a hardware reset by asserting the MRST input pin
for a minimum of 500ns. During reset negate the EXT TEST
pin (i.e., logic low); assertion of the EXT TEST pin forces
the RTI to enter the external self-test mode of operation.
Software reset the RTI by simultaneously applying a logic
zero to input pins CS, RD/WR, and CTRL while the least
significant bit of the address input bus is a logic one (ADDR
IN (0)=0).
1.8 Encoder and Decoder
The RTI interfaces directly to a bus transmitter/receiver via
the RTI Manchester II encoder/decoder. The UT1553B RTI
receives the command word from the MIL-STD-1553B bus
and processes it either by the primary or secondary decoder.
Each decode checks for the proper sync pulse and
Manchester waveform, edge skew, correct number of bits,
and parity. If the command is a receive command, the RTI
processes each incoming data word for correct word count
and contiguous data. If an invalid message error is detected,
the message error pin is asserted, the RTI ceases processing
the remainder (if any) of the message, and it then suppresses
status word transmission. Upon command validation
recognition, the external status outputs are enabled.
Reception of illegal commands does not suppress status
word transmission.
A timer precludes transmission greater than 730ms by the
assertion of fail-safe timer (TIMERON). This timer is reset
upon receipt of another valid command.
1.9 Illegal Command Decoding
The host has the option of asserting the ILL COMM pin to
illegalize a received command word. On receipt of an illegal
command, the RTI sets the message error bit in the status
word, sets the Message Error output, and sets the message
error latch in the System Register.
Use the following RTI outputs to externally decode an
illegal command, Mode Code or Subaddress indicator (MC/
SA), Mode Code or Subaddress bus MCSA(4:0), Command
Strobe (COMSTR), Broadcast (BRDCST), etc. (See figure
6 pages 11-12).
To illegalize a transmit command the ILL COMM pin is
asserted 3.3ms after STATUS goes to a logic one. Assertion
of the ILL COMM pin within 3.3ms allows the RTI to
respond with the Message Error bit of the outgoing status
word at a logic one.
For an illegal receive command, the ILL COMM pin is
asserted within 18.2ms after the COMSTR transitions to a
logic zero in order to suppress data words from being stored
(suppress DMARQ assertions). In addition, the ILL COMM
pin must be at a logic one throughout the reception of the
message until STATUS is asserted.
If the illegal command is mode code 2, 4, 5, 6, 7, or 18,
assert the ILL COMM pin within 664ns after Command
Strobe (COMSTR) transitions to logic zero. Asserting the
ILL COMM pin within the 664 nanoseconds inhibits the
mode code function.
The above timing conditions also apply when the host
externally decodes an illegal broadcast command. The host
must remove the illegal command condition so that the next
command is not falsely decoded as illegal. These
requirements are easily met if the COMSTR output is used
to qualify the ILL COMM input to the RTI.
P
COMMAND WORD
CS
DS
DATA WORD
P
P
STATUS WORD
SS
DS
DATA WORD
P
BIPHASE IN
BIPHASE OUT
Note:
1. Illegal command condition; status word Message Error bit set to logic one, RTIMES ERR pin set to a logic one, RTI Status Register Message
Error bit set to logic one.
RCV
COMSTR
STATUS
Figure 6a. Illegal Receive Command Decoding
ILL COMM
18.2
μ
s
DMA Activity Suppressed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT1553B-RTIPA | RTI Remote Terminal Interface |
| UT1553B-RTIPC | RTI Remote Terminal Interface |
| UT1553B-RTIPX | RTI Remote Terminal Interface |
| UT20188S | ADSL Transformer for Conexant AccessRunner Chipset |
| UT20ER | Intel® Xeon® Processor MP L7455 (12M Cache, 2.13 GHz, 1066 MHz FSB) uFCPGA, Tray |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT1553BRTIGPXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553BRTIGPXC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B-RTIPA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B-RTIPC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B-RTIPX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。