<wbr id="ljj2p"></wbr><pre id="ljj2p"><span id="ljj2p"></span></pre>
<dl id="ljj2p"><strike id="ljj2p"><dl id="ljj2p"></dl></strike></dl>
  • <var id="ljj2p"><optgroup id="ljj2p"><samp id="ljj2p"></samp></optgroup></var>
  • 參數(shù)資料
    型號: uPSD3254A-24T6T
    廠商: 意法半導(dǎo)體
    英文描述: Flash Programmable System Devices with 8032 Microcontroller Core
    中文描述: 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核
    文件頁數(shù): 165/175頁
    文件大小: 1731K
    代理商: UPSD3254A-24T6T
    165/175
    UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
    Figure 85. Reset (RESET) Timing
    Table 134. Reset (RESET) Timing (5V Devices)
    Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.
    2. Warm RESET aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.
    Table 135. Reset (RESET) Timing (3V Devices)
    Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.
    2. Warm RESET aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.
    Table 136. V
    STBYON
    Definitions Timing (5V Devices)
    Symbol
    Note: 1. V
    STBYON
    timing is measured at V
    CC
    ramp rate of 2ms.
    Table 137. V
    STBYON
    Timing (3V Devices)
    Symbol
    Note: 1. V
    STBYON
    timing is measured at V
    CC
    ramp rate of 2ms.
    Symbol
    Parameter
    Conditions
    Min
    Max
    Unit
    t
    NLNH
    RESET Active Low Time
    (1)
    150
    ns
    t
    NLNH–PO
    Power-on Reset Active Low Time
    1
    ms
    t
    NLNH–A
    Warm RESET
    (2)
    25
    μ
    s
    t
    OPR
    RESET High to Operational Device
    120
    ns
    Symbol
    Parameter
    Conditions
    Min
    Max
    Unit
    t
    NLNH
    RESET Active Low Time
    (1)
    300
    ns
    t
    NLNH–PO
    Power-on Reset Active Low Time
    1
    ms
    t
    NLNH–A
    Warm RESET
    (2)
    25
    μ
    s
    t
    OPR
    RESET High to Operational Device
    300
    ns
    Parameter
    Conditions
    Min
    Typ
    Max
    Unit
    t
    BVBH
    V
    STBY
    Detection to V
    STBYON
    Output High
    (Note
    1)
    20
    μs
    t
    BXBL
    V
    STBY
    Off Detection to V
    STBYON
    Output
    Low
    (Note
    1)
    20
    μs
    Parameter
    Conditions
    Min
    Typ
    Max
    Unit
    t
    BVBH
    V
    STBY
    Detection to V
    STBYON
    Output High
    (Note
    1)
    20
    μs
    t
    BXBL
    V
    STBY
    Off Detection to V
    STBYON
    Output
    Low
    (Note
    1)
    20
    μs
    tNLNH-PO
    Power-On Reset
    tOPR
    AI02866b
    RESET
    tNLNH
    tNLNH-A
    Warm Reset
    tOPR
    V
    CC
    V
    CC
    (min)
    相關(guān)PDF資料
    PDF描述
    uPSD3254AV-40T6T Flash Programmable System Devices with 8032 Microcontroller Core
    uPSD3254AV-40U1T Flash Programmable System Devices with 8032 Microcontroller Core
    uPSD3254AV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core
    uPSD3254BV-40T1T RP30 (E) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 48V; Output Voltage (Vdc): 12V; 2:1 Wide Input Voltage Range; 30 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; International Safety Standard Approvals; Standard 50.8 x40.6x10.2mm Package; Efficiency to 90%
    uPSD3253AV-24T6T Two and Three Channel Codewheels
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    UPSD3254A-24U1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
    UPSD3254A-24U1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
    UPSD3254A-24U6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
    UPSD3254A-24U6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
    UPSD3254A-40 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM