- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1971 > UPD78F9222CS-CAC-A (Renesas Electronics America)MCU 8BIT 4KB FLASH 20PIN PDF資料下載
參數(shù)資料
| 型號： | UPD78F9222CS-CAC-A |
| 廠商： | Renesas Electronics America |
| 文件頁數(shù)： | 125/125頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU 8BIT 4KB FLASH 20PIN |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 系列： | 78K0S/Kx1+ |
| 核心處理器： | 78K0S |
| 芯體尺寸： | 8-位 |
| 速度： | 10MHz |
| 連通性： | LIN，UART/USART |
| 外圍設(shè)備： | LVD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 15 |
| 程序存儲(chǔ)器容量： | 4KB（4K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 256 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁當(dāng)前第125頁
CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
User’s Manual U16898EJ6V0UD
97
Cautions 1. Always set data to PRM00 after stopping the timer operation.
2. If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start
mode and the capture trigger at the valid edge of the TI000 pin.
3. In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.
<1> Immediately after a system reset, if a high level is input to the TI0n0 pin, the
operation of the 16-bit timer counter 00 (TM00) is enabled
→ If the rising edge or both rising and falling edges are specified as the valid edge
of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is
enabled.
<2> If the TM00 operation is stopped while the TI0n0 pin is high level, TM00 operation is
then enabled after a low level is input to the TI0n0 pin
→ If the falling edge or both rising and falling edges are specified as the valid edge
of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is
enabled.
<3> If the TM00 operation is stopped while the TI0n0 pin is low level, TM00 operation is
then enabled after a high level is input to the TI0n0 pin
→ If the rising edge or both rising and falling edges are specified as the valid edge
of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is
enabled.
4. The sampling clock used to eliminate noise differs when a TI000 valid edge is used as the
count clock and when it is used as a capture trigger. In the former case, the count clock
is fXP, and in the latter case the count clock is selected by prescaler mode register 00
(PRM00). The capture operation is not performed until the valid edge is sampled and the
valid level is detected twice, thus eliminating noise with a short pulse width.
5. When using P31 as the input pin (TI010) of the valid edge, it cannot be used as a timer
output pin (TO00). When using P31 as the timer output pin (TO00), it cannot be used as
the input pin (TI010) of the valid edge.
Remark
n = 0, 1
(5) Port mode register 3 (PM3)
This register sets port 3 input/output in 1-bit units.
When using the P31/TO00/TI010/INTP2 pin for timer output, set PM31 and the output latch of P31 to 0.
When using the P30/TI000/INTP0 and P31/TO00/TI010/INTP2 pins as a timer input, set PM30 and PM31 to 1.
At this time, the output latches of P30 and P31 can be either 0 or 1.
PM3 is set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets the value of PM3 to FFH.
Figure 6-9. Format of Port Mode Register 3 (PM3)
7
1
6
1
5
1
4
1
3
1
2
1
PM31
0
PM30
Symbol
PM3
Address: FF23H
After reset: FFH
R/W
PM3n
0
1
P3n pin I/O mode selection (n = 0 or 1)
Output mode (output buffer on)
Input mode (output buffer off)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD78F9234CS-CAA-A | MCU 8BIT 8KB FLASH 30PIN |
| UPD78F9418AGC-8BT-A | IC MCU 8BIT 32K FLASH 80QFP |
| USB-232-DIL | IC USB ASYNC SRL UART 28-DIL |
| USB-DAQ-DIL | IC SYSTEM DATA LOGGER 28-DIL |
| USB-FILESYS-DIL | IC SYSTEM USB FAT FILE 28-DIL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD78F9222MC | 制造商:Renesas Electronics Corporation 功能描述:UPD78F9222MC |
| UPD78F9222MC(A)-5A4-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD78F9222MC(T)-5A4 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD78F9222MC(T)-5A4-A | 制造商:NEC Electronics Corporation 功能描述:8BIT MCU 4K FLASH 256B RAM 78F9222 制造商:NEC Electronics Corporation 功能描述:8BIT MCU, 4K FLASH, 256B RAM, 78F9222 制造商:NEC Electronics Corporation 功能描述:8BIT MCU, 4K FLASH, 256B RAM, 78F9222; Controller Family/Series:UPD78; Core Size:8bit; No. of I/O's:17; Supply Voltage Min:2V; Supply Voltage Max:5.5V; Digital IC Case Style:SSOP; No. of Pins:20; Program Memory Size:4KB; RAM Memory ;RoHS Compliant: Yes |
| UPD78F9222MC-5A4-A | 功能描述:MCU 8BIT 4KB FLASH 20PIN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:78K0S/Kx1+ 標(biāo)準(zhǔn)包裝:300 系列:78K0R/Ix3 核心處理器:78K/0R 芯體尺寸:16-位 速度:40MHz 連通性:3 線 SIO，I²C，LIN，UART/USART 外圍設(shè)備:DMA，LVD，POR，PWM，WDT 輸入/輸出數(shù):27 程序存儲(chǔ)器容量:16KB（16K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:38-SSOP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。