![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F1235GK-GAJ-AX_datasheet_99860/UPD78F1235GK-GAJ-AX_621.png)
CHAPTER 13 SERIAL ARRAY UNIT
User’s Manual U19678EJ1V1UD
619
Figure 13-7. Format of Serial Communication Operation Setting Register 0n (SCR0n) (2/2)
Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03)
After reset: 0087H
R/W
Symbol
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SCR0n
TXE
0n
RXE
0n
DAP
0n
CKP
0n
0
EOC
0n
PTC
0n1
PTC
0n0
DIR
0n
0
SLC
0n1
SLC
0n0
0
DLS
0n2
DLS
0n1
DLS
0n0
Setting of parity bit in UART mode
PTC
0n1
PTC
0n0
Transmission
Reception
0
Does not output the parity bit.
Receives without parity
0
1
Outputs 0 parity
Note.
No parity judgment
1
0
Outputs even parity.
Judged as even parity.
1
Outputs odd parity.
Judges as odd parity.
Be sure to set PTC0n1, PTC0n0 = 0, 0 in the CSI mode and simplified I
2C mode.
DIR
0n
Selection of data transfer sequence in CSI and UART modes
0
Inputs/outputs data with MSB first.
1
Inputs/outputs data with LSB first.
Be sure to clear DIR0n = 0 in the simplified I
2C mode.
SLC
0n1
SLC
0n0
Setting of stop bit in UART mode
0
No stop bit
0
1
Stop bit length = 1 bit
1
0
Stop bit length = 2 bits
1
Setting prohibited
When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely
transferred.
Set 1 bit (SLC0n1, SLC0n0 = 0, 1) during UART reception and in the simplified I
2C mode.
Set no stop bit (SLC0n1, SLC0n0 = 0, 0) in the CSI mode.
DLS
0n2
DLS
0n1
DLS
0n0
Setting of data length in CSI and UART modes
1
0
5-bit data length (stored in bits 0 to 4 of SDR0n register)
(settable in UART mode only)
1
0
7-bit data length (stored in bits 0 to 6 of SDR0n register)
1
8-bit data length (stored in bits 0 to 7 of SDR0n register)
Other than above
Setting prohibited
Be sure to set DLS0n0 = 1 in the simplified I
2C mode.
Note 0 is always added regardless of the data contents.
Caution
Be sure to clear bits 3, 6, and 11 to “0”. Be sure to set bit 2 to “1”.
Remark
n: Channel number (n = 0 to 3)